

# CHARUDATTA GURUDAS KORDE

# Walkthrough

- [About](#)
- [Contact](#)
- [Education](#)
- [Experience](#)
- [Projects](#)
- [Skills](#)
- [Work](#)



CHARUDIATA'S

# CREATIVE CORNER




## About

I am X where X is:

- Software Engineer
- Research scholar at NIT Goa.
- Teaching assistant at NIT Goa.
- Freelancer on GitHub.

# Contact

- Email: [korde.charudatta@gmail.com](mailto:korde.charudatta@gmail.com)
- Phone: 8275381582
- Address: Santacruz, Goa, India 403005
- Website: [charudatta10.github.io/myblog](http://charudatta10.github.io/myblog)
- LinkNet: [charudatta10.github.io/LinkNet](http://charudatta10.github.io/LinkNet)
- LinkedIn: [in/charudatta-korde](https://in/charudatta-korde)
- Instagram: [@ryunabi326](https://www.instagram.com/ryunabi326)
- X: [@kordecharudatta](https://x.com/@kordecharudatta)



## Education

Qualification	Year of passing	Percentage	Board	Specialization	Institute Name
SSC	2019	69	Goa Board	Science	Dr. K.B. Hedgewar
HSSC	2011	71	Goa Board	Science	Santacruz Higher Secondary

## Education (Continued...1)

Qualification	Year of passing	Percentage	University	Specialization	Institute Name
Bachelors	2015	76	Goa	EEE	Goa College of Engineering
Masters	2017	81	Goa	Microelectronics	Goa college of Engineering

## Education (Continued...2)

Qualification	Year of passing	Percentage	University	Specialization	Institute Name
PhD	*2024	86	NIT Goa	VLSI	National Institute of Technology Goa

# Experience

## **Freelancer, GITHUB \*2015, remote**

- FPGA based SVM implementation.
- FPGA based perceptron network implementation.
- Creating automation scripts for windows pc with powershell.

**Technologies used:** MATLAB, Powershell, Python, Vscode, Jupyter.

## **Software Validation Engineer, Intel 2019-2020, Bangalore**


- Validating tool flow for Quartus 19.3 through 20.1.
- Validating tool processes on Quartus like synthesis, implementation, and bit stream generation.
- Validating design flows for Quartus tool including top-down, bottom-up, and hierarchical approaches of FPGA design.


**Technologies used:** Quartus, Verilog, Perl, Python .

# Projects

## GenAiTamago

- Built a Generative AI PyTorch tensor model aggregator project.
- Project include GAN, VanillaGAN, ConditionalGAN, DCGAN, WGAN.
- GenAiTamago is used to trace signal, and generate handwritten digits with given prompts.






## readme-generator

- Built a readme generator for github repo using python and jinja2.
- readme-generator has hero svg, dependency badges, status dynamic badges auto generated.

## LinkNet

- Built a python based link aggregator platform.
- LinkNet has custom icons configurable through json config file.
- LinkNet is flask app with static hosting options available.







## MyBlog

- Built a statics website using mkdocs to host portfolio.
- MyBlog has blog section, portfolio section, home and about sections.

## legendary-dollop

- Built a SVG generator project.
- Project generates svg's such as glitch, luminance, badge etc.





## improved-barnacle

- Built python script to clean download directory.
- Project sorts through the files by extension and move files to folder.

# Skills

- **Programming:** Python, Verilog, Latex.
- **Deep learning tools:** PyTorch, Tensorflow, keras,
- **Deep learning models:** GAN, CGAN, WGAN, DCGAN.
- **Machine learning:** genetic algorithm, wavelet transform, MFDFA.
- **Artificial intelligence:** ollama, lamma3, gemma.
- **VLSI:** Quartus, Vivado, FPGA.
- **misc tools:** powershell, vscode, github, neovim.

# Articles

1. exploring the legendary dollop repository an svg generator
2. Organization schemes for note taking
3. VS Code for Note-Taking
4. Improved-Barnacle repository: (The Cleanup Python Script)
5. Vscode setup with Foam and Logseq for Digital Note Taking
6. Collaborative Note-Taking with AI: Tools that Facilitate Teamwork and Knowledge Sharing
7. Visual Note-Taking Apps: Unleashing Creativity with AI-Driven Mind Maps and Doodles
8. Introduction to Digital Note-Taking: A Beginner's Guide

# Publications

Title	Year	Type	Publisher
Implementation of FPGA Based Pre-Processing Algorithms for Devnagri Script Recognition Systems	2015	Conference	IEEE Computer Society Annual Symposium on VLSI (ISVLSI)
Multifractal analysis of ionospheric disturbances triggered by earthquakes	2017	Conference	18th Annual conference of the International Association of Mathematical Geosciences (IAMG 2017)

## Publications (Continued...1)

Title	Year	Type	Publisher
FPGA Implementation of Square and Cube Architecture Using Vedic Mathematics	2018	Conference	IEEE 4th International Symposium on Smart Electronic Systems, iSES
Training of Generative Adversarial Networks with Hybrid Evolutionary Optimization	2019	Conference	IEEE 16th India Council International Conference (INDICON)

## Publications (Continued...2)

Title	Year	Type	Publisher
Training of Generative Adversarial Networks using Particle Swarm Optimization Algorithm	2021	Conference	IEEE International Symposium on Smart Electronic Systems (iSES)



**Thank You**