

Charudatta Gurudas Korde

Research Scholar(PhD)
National Institute of Technology
Farmagudi, Ponda, Goa

CONTACT DETAIL

Mobile: 8275381582
E-mail: korde.charudatta@gmail.com
Adress: H.No. 1055, Primior Bairo , Santacruz, Tiswadi, Goa ,403005 .

RESEARCH INTERESTS

Digital VLSI design, Machine Learning, Deep Neural Network, Field Programmable Gate Arrays.

ACADEMIC PROJECTS

TITLE FPGA based algorithm implementation.
TOOL MATLAB, Spyder, Vivado
DESCRIPTION To design Generative Adversarial Network(GAN) and its variant using python based Deep Neural Network(DNN) library namely Keras. The studies is conducted by varying parameters of GANs to get stable and robust network. The designed network will be implemented on FPGA to reduce power consumption and to get speed up comparable to GPU.

PUBLICATIONS

- 2018 Barve, S Raveendran S, Korde C ,Panigrahi T, Nithin Kumar Y, Vasantha M “FPGA implementation of square and cube architecture using vedic mathematics, *Proceedings - 2018 IEEE 4th International Symposium on Smart Electronic Systems, iSES 2018*.
- 2017 Korde C. G., Chandrasekhar, E. and Shenvi, N., “Multifractal analysis of ionospheric disturbances triggered by earthquakes, *18th Annual conference of the International Association of Mathematical Geosciences (IAMG 2017)*,Perth, Australia,September, 2017(POSTER).

EDUCATIONAL QUALIFICATIONS

YEAR	DEGREE AND INSTITUTE	GRADE
2018 - Present	PhD in VLSI National Institute of Technology, Goa	CGPA: 8.6/10
2015 - 2017	Master of Engineering in Microelectronics Goa College of Engineering, Goa.	CGPA: 8.0/10
2011 - 2015	Bachelor of Technology in EEE Goa College of Engineering, Goa.	Percentage: 76%

TECHNICAL SKILLS

LANGUAGES	MATLAB, Verilog, Python, C, Julia, VHDL, Cuda.
HARDWARE PLATFORMS	Nvidia GPU, Raspberry Pi, Arduino, FPGA (Basys 3, ZedBoard).
TOOLS	Quartus, MATLAB, Vivado HLX, Spyder (Anaconda).
FEILDS	Deep Neural Networks, Machine Vision - Image Processing, Evolutionary Algorithms, Fuzzy Logic, Cryptography and Network Security, Neural Networks , Fractals.

WORK EXPERIENCE

SEPTEMBER 2019 - MARCH 2020

TITLE	Software Validation Engineer
TOOL	Quartus 19.3, 19.4, 20.1
DESCRIPTION	I interned with Intel Bangalore Bellandur SSR4. I worked on testing and validation of the Quartus tool for Partial Reconfiguration and Heraichial Design flows.

WORK

- Github: <https://github.com/charudatta10>
- Website: <https://deathsta.webs.com/>

REFERENCES

- | | |
|--|---|
| ◦ Dr. M.H. Vasantha
Associate professor, Dept. of ECE, NIT Goa
Email: vasanthmh@nitgoa.ac.in | ◦ Dr. Y.B.Nithin Kumar
HOD, Dept. of ECE, NIT Goa
Email: nithin.shastri@gmail.com |
|--|---|