

# Hand Gesture Detection Using Compact CNN Accelerator IP

## **Reference Design**

FPGA-RD-02046 Version 1.0



#### **Contents**

1. Introduction	3
2. Related Documentation	3
3. Software Requirements	
4. Hardware Requirements	
5. Directory Structure	
Hand Gesture Detection Reference Design Overview	
6.1. Block Diagram	
6.2. Top Level Blocks	
6.2.1. Top-Level Module – Hand Gesture Top.v	
6.2.2. CNN Accelerator Engine – lsc_ml_ice40_cnn.ipx	
6.2.3. SPI Loader – spi_loader_wrap.v & spi_loader_spram.v	
6.2.4. I2S Master – i2cm himax.v	
6.2.5. Video Preprocessing – ice40_himax_video_process_fb_gray.v	
6.2.6. UART – lsc_uart.v (not shown in block diagram)	
6.2.7. Result Comparison/LED – Done in top level	
7. Generating the Firmware File	
Technical Support Assistance	
Revision History	
Figures	
Figure 5.1. Hand Gesture Detection Directory Structure	3
Figure 6.1. Hand Presence Detection Block Diagram	
Figure 7.1. SensAl Project Settings Part 1	
Figure 7.2. SensAl Project Settings Part 2	
Figure 7.3 Fractional Rit Change	7



#### 1. Introduction

The Hand Gesture Detection using Compact CNN Accelerator Reference Design document describes how to implement a Hand Gesture Detection design on the iCE40™ UltraPlus FPGA. This design utilizes the Lattice Radiant Compact CNN Accelerator IP core, which is optimized for Convolutional Neural Network implementations.

#### 2. Related Documentation

In addition to using this guide to help you get started developing CNN solutions on your device, you can refer to other applicable documents that may contain more detailed information that is beyond the scope of this guide.

The following documents can be obtained from the Lattice website:

- Lattice SensAl Neural Network Compiler Software (FPGA-UG-02052) This document explains how to create the firmware file, which contains the command sequence as well as weights that go into the CNN Accelerator IP Core.
- Compact CNN Accelerator IP Core User Guide (FPGA-IPUG-02038) This document provides additional details about the CNN IP Core contained in this design.
- Lattice Radiant Software User Guide This document describes the main features, usage, and key concepts of the Lattice Radiant software, which is used in creating this reference design.

## 3. Software Requirements

The following software requirements are required in order to design and use the Hand Gesture Reference Design:

- Radiant Software 1.0 or greater This is used to build the reference design.
- Radiant Programmer tool This is used to program the bitstream to the External SPI Flash on the board.
- Compact CNN Accelerator IP Core This is used to create the CNN Accelerator Engine.
- Lattice SensAl Neural Network Compiler Software This is used to generate the firmware file from the TensorFlow/Caffe outputs.

## 4. Hardware Requirements

The reference design is targeted to support the Himax HM01B0 UPDuino Shield board, but can be modified for use in other HW as needed. This hardware requires a mini-USB cable in order to program.

## 5. Directory Structure

Figure 5.1 shows the directory structure of the **Hand Gesture Detection Using Compact CNN Accelerator IP – Project Files**. The figure also details the files contained in each folder.




Figure 5.1. Hand Gesture Detection Directory Structure

FPGA-RD-02046-1.0 3



## 6. Hand Gesture Detection Reference Design Overview

#### 6.1. Block Diagram

This section describes the Hand Gesture Detection block diagram and each top block module, as shown in Figure 6.1. **Note:** Different PAR iterations can give different results. Try more than one PAR iteration to acquire the best results.




Figure 6.1. Hand Presence Detection Block Diagram

The reference design shows an implementation of a machine learning design using the CNN Soft IP Engine. There are two main inputs that go into the CNN Accelerator Engine, which then outputs four values that are evaluated to determine whether an open hand, a closed hand, or nothing is detected in a specific area.

#### 6.2. Top Level Blocks

This section discusses in detail the top-level modules that makes up the Hand Gesture Detection Reference Design. Each top-level module includes the Verilog (.v) or IP Catalog (.ipx) files. These files are in the source directory of the .zip file.

#### 6.2.1. Top-Level Module – Hand Gesture Top.v

This is the top-level module contains all the blocks and connections found in Figure 6.1.

#### 6.2.2. CNN Accelerator Engine – lsc\_ml\_ice40\_cnn.ipx

This block contains the CNN Accelerator Engine. In this design, the engine is configured to Memory Type: DUAL SPRAM, ML\_TYPE: CNN, SCRATCH SIZE: 1K. Refer to the Compact CNN Accelerator IP Core User Guide (FPGA-IPUG-02038) for details. The .ipx file takes the firmware file from the External SPI Flash and the processed image to output the desired result.

#### 6.2.3. SPI Loader – spi\_loader\_wrap.v & spi\_loader\_spram.v

This module reads the external flash for the firmware file. The firmware file is then outputted into the CNN Accelerator IP Core. The SPI loader is configured to read the firmware file at address 20'h20000. The Lattice Neural Network compiler tool generates the firmware file.

Firmware files are located in the NN\_Compiler\_Files directory for you to generate your own firmware file.

4 FPGA-RD-02046-1.0



#### 6.2.4. I2S Master - i2cm himax.v

This module communicates with the Himax Camera and configures it upon boot up to make sure that it outputs the correct image. The Himax Camera is configured to output a 1 x 320 x 240 image.

#### 6.2.5. Video Preprocessing – ice40\_himax\_video\_process\_fb\_gray.v

This module stores takes the Himax Camera image output and downscales it to 1 x 32 x 32. This downscaled image is then sent to the CNN Accelerator IP core when it is requested.

#### 6.2.6. UART – lsc\_uart.v (not shown in block diagram)

With the top level parameter, EN\_UART = 1, we can use UART in order to see what the camera is observing. This is mostly for centering the camera and debugging. In the design, it is default enabled. If you wish to conserve power/resources, you can turn off this feature.

#### 6.2.7. Result Comparison/LED - Done in top level

This module captures the output of the Compact CNN Accelerator Engine and provides the result. The output is in four clock cycles, which represents in order: None, Open, Close and Others. These four values are then compared to each other and the one with the highest value outputs its LED light.

FPGA-RD-02046-1.0 5



## 7. Generating the Firmware File

To generate the Hand Gesture Firmware file:

- Using the files located in the NN\_Compiler\_Files directory, create a new project in SensAI and apply the following settings as shown in Figure 7.1.
  - Framework TensorFlow
  - Device UltraPlus
  - Class CNN
  - Network File handGesture.pb
  - Image/Video/Audio Data B1039.jpg
- 2. Click Next.




Figure 7.1. SensAl Project Settings Part 1

- 3. In the second section, apply the Neural Network engine settings as shown in Figure 7.2:
  - On-Chip Memory Block Size 65536
  - Mean Value 0
  - Scale Value 1.0
- 4. Click OK.

6 FPGA-RD-02046-1.0






Figure 7.2. SensAl Project Settings Part 2

5. Note that this reference design requires fractional bit changes to fine-tune the accuracy of the design. After analyzing the network, edit the fractional bit for each layer. Figure 7.3 shows the change of the fractional bit.




Figure 7.3. Fractional Bit Change

- 6. After changing the fractional bit, save the project file and reanalyze the design.
- 7. Click **Compile** to generate the Firmware file.

© 2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-RD-02046-1.0 7



## **Technical Support Assistance**

Submit a technical support case through www.latticesemi.com/techsupport.

## **Revision History**

#### Revision 1.0, September 2018

Section	Change Summary
All	Initial release.

8 FPGA-RD-02046-1.0



7<sup>th</sup> Floor, 111 SW 5<sup>th</sup> Avenue Portland, OR 97204, USA T 503.268.8000 www.latticesemi.com