275 flip flops connected in cascade, u the output of one flipflop connected to the input of the next flipflop. All flip flops receive a common clock pulse that causes the shift from one stage to the next. The Shift register is used for data Storage or data movement and are used in Calculators or computers to Store Lata Such as two sinary numbers before they are added together, or to convert the data from cithes Serial to parallel or parallel to serial forma There are two ways to shift data into a register. Similarly, there are ways to Shiff data out of a register. This leads to construction of four salic types of Shift registers. Serial in Serial out (SISO) Serial in parallel out (SIPO) parallel in parallel out (pIpo) parallel in señal out (PISO)

276 Normally in Shift register, D-flip a Serial fashion beginning with either MI LSB is referred to as serial shifting. The n Which involves shifting of all sits simultane is known as parallel shifting i). Serial in Serial out (SISO) The Shift register which allows serial Inputs and produces a serial output is known as Serial in Serial OUA Shift register. The logic circuit of Serial in Serial out shift register is shown below in fig (a). preset CLR fig(a): Serial in serial out shift register The stored information on its output also in

serial form.

Clear inputs which are provided with present and present (make the output high) or (lear (make that the output high) or (lear (make the serial data 1011 is to be shifted into the register.

First of all, all the flipflops are cleared y applying Zero (a) to the clear input so hat the output go, g, g, and g, becomes o The Clear input is now set to I and prejet is held constant at 1. The serial Lata and Clock are now applied. At first, LSB ise the hightmost digit in this case I' is entered to the FFz, when clock changes from 0+ I by the action of D-Flipflog After the Clock pulse, By will generate '1' while other flipflops output remains zero (0). At the second Clock pulse, the state of & is being transferred to FFZ and Simu Hancousing the next Lit of input data (1011) enters into FF. Hence after the second clock pulse, Q, and 92 both are (1) and all other FFS OUTput remains Zero (0). Similarly at third clock pulse, A has shifted its data to g, I go to g, and the third Input sit will be entered into Fro & that 9,=0. Similarly at 4th clock pulse

erially and can be take go output so after 4th clock pulse, the 2nd bit I appears on go. 6th clock pulse, the 3rd six o appears on go 7th clock pulse, the estable I appears on go. In this way, the data (1011) 1/2 outputted serially. 2) Serial in parallel out (STpo) Gy(b): STpo Shift register

witch are consected in cascade. The c and Clock pulse signal are connected to all + lipflops. Here, the data sits are entered into the Shiff register sergally but shifted out from the registers parallely It is necessary to have all the Lata Sits available as output at the same time. The flipflops are Cleared by applying zero (0) to clear input so that 8, 82 of and go age O. Then, the clear input is Consider that the serial data 1001 is to be stored in the register so when the "Clock pulse is applied, the LSB is entered Ento the FF. So, after First Clock pulse, & All other FES remains O. At the end of second clock pulse , & is transferred to Ffz and next input 3it (i-e o) is entered into FF. 80, At 200 Second clock pulse, 9, = 0 and g= 1. and all other FES remains o After third clock 182 will shift valve of , 93 to 92 And the third sit (i co) will

1001 % available on output 1 they may be read simultaneously that is Lata entered gerially but comes out paralle 1) parallel in parallel oit (PIPO) The Shift register which allows parallel input a pasallel output is known as pipo shift register. parallel data angut >02 fig(c): 19700 Shift register.


The logic circuit given in figle show The parallel in parallel out sheft register. The circuit consists of four D-Flipflops which are connected to all the four flipflops. In are connected to all the four flipflops. In this type of register, there are no interconnections between the individual flipflops since no serial shifting of the data is since no serial shifting of the data is required. Data is given as input separately for each flipflop and in the same way, output are also collected individually from each flipflop.


parallel in Serial out (PTSO)

The PTSO Shift register alls in the opposite way to the STPO Shift register.

The data is loaded into the register in a parallel format in which all the data lits enter their inputs Simultaneously to the parallel input pins Do to D3 of the register.

The data is then read out sequentially in the form rormal shift right mode from the register at B representing the data present at Do to D3. This data is outputted one bit at a time on each clock cycle in a serial format. It is important to note that with this type of data register, a clock






Shown in figure, when Righ ght operation and o in control 7 left operation. When the Right Control imput is 1, gates GI through GY enasted and the State of the gootput of each flip flop is passed through to the D input the following flip flop. When a Clock pulse the data gitt are Shifted one place to right : Similarly, when the Right/Left control Exput is 0, gates 55 through his are enabled and the of output of each flipflog 4 pass through to the Disput of the proceding for When a clock pulse occurs, the day then Shifted one place to the left.

The Shift Legister Counters

Two of the most common types of shift register Counters are Ring counter and Johnson (ounter. They are Basically shift registers with the serial outputs connected back to the serial inputs in order to produce particular sequences. These registers are classified as counters because they exhibit a specified sequence of states.

Ring counter is a typical application of Shift register. Ring counter is almost same as the Shift counter. The Only Change is that the output of the last flipflop is connected to the input of the flop incare of sing counter but incase of Shift register, it taken as output. Except this all the other things are same.



fig(x): Ring counter.


286 No of States in Ring counter- No of flipflop used flipflops are used. In this diagram, the (lock pulse (CLF) is applied to all the flighlops simultaneously. Berefore, it is a synchronous counter.

Also overviding input (ORI) is used to each flighter a processing input (ORI) is used to each flipflop. presef (PR) and Clear (CLK) are used as When PR is O, then the output is I. And When CLR98 O, then the output 95 O. Both PR and CLR are active low signals that always works in value o PK=0, 8=1 CR=0, Q=0 These two values are always fixed they are insependent with the value of input D and the clock Here ORT 98 Connected to prove + (pk) In FF1 for and It 88 Connected to Clear (CIR) in FF1 for and Ff3. Thus, output g = 1 is generated at Ff6 and rest of the FF generate output g = 0.

This output g = 7 at Ff0 is known as project 1 which is used to form the ring in the ring counter-

The presented 1 is generated by nating OPI low and that time (lock (CLK) becomes don't Care. After that ORI made to high and apply low Clock pulse Signal as the clock (CLK) is negative edge triggers After that each (lock pulse, the presented 1 is Shifted to the next flipflop and thus form sing. From above table, we can say that there are y states in 4-sit sing counter i.e. loso, 0100,0010,0001

Using D-flipflap: U-bit sing counter can be designed



fig(J): Johnson Counter

- 2) To simplify combinational logic

 By assigning one flip flop to one internal

 State, it is possible to simplify the combinational

 logic required to realize the complete Sequential

 circult:
- Jo Convert serial data to parallel data.

 A Computer or microprocessor dated system commonly requires incoming data to be in parallel format. But frequently, these systems must communicate with external devices that send or receive serial data. So, Serial to parallel formunication conversion is required. A serial in parallel out register can achieve this.