RISC-V PIPELINED PROCESSOR



FINAL REPORT

COMPUTER ARCHITECTURE SPRING 2024

Group Members: Jibran Sheikh, Muhammad Ansab Chaudhary, Daniyal Shadab

Index

1.	Introduction	3
2.	Task 1	
	a) Description	3
	b) Bubble sort on RISC-V Assembly	4
	c) Bubble sort on Verilog	5
	d) Simulation Waveforms	10
3.	Task 2	
	a) Forwarding Module	12
	b) Pipeline Registers	14
	c) Test Case and Simulation Output	19
4.	Task 3	
	a) Hazard Detection Module	20
	b) Simulation Waveforms	23
5.	Performance Comparison	24
6.	Challenges	25
7.	Task Division	25
8.	Conclusion	25
9.	References	25
10	Annendiy	25

1. Introduction:

For this project, we were tasked to build a Risc V Processor that is able to execute Bubble Sort Algorithm. Our Project included building a single cycle processor and then a pipelined version which is able execute the same task. Our aim was to improve the performance of the single-cycle processor by pipelining it and also implementing the Hazard detection and then comparing the 2 processors to find out which is better for bubble sort.

a. Task1:

- **2a)** Task1 of our CA project was to implement a sorting algorithm on an array using RISC-V assembly language within the venus simulator. We broke our Task1 in the following steps:
- 1) Firstly we chose the bubble sort algorithm, tested it on Kwakil Venus to see if it was working or not,
- 2) Then we converted each line of code from Assembly to Binary and created our Instruction memory to be used for this project.
- 3) Then we modified the single cycle processor we created in lab 11 to run the sorting algorithm.
- **2b)** The following figure shows our Bubble Sort algorithm in Assembly language:

```
1 li x10, 0x100 # array base address
 2 addi x11, x0, 5 # number of elements = 5
 3 li x12, 0
                 # i = outer loop counter
 4 li x13, 0
                 # j = inner loop counter
 6 li x5, 14 # our array of unsorted numbers
 7 li x6, 31
 8 li x7, 6
 9 li x8, 17
10 li x9, 20
11
12 sw x5, 0x100(x0) # storing the numbers in array addresses
13 sw x6, 0x104(x0)
14 sw x7, 0x108(x0)
15 sw x8, 0x10c(x0)
16 sw x9, 0x110(x0)
17
18 loop1:
19
     bge x12, x11, exit # exiting loop if i >= number of elements
     addi x12, x12, 1 # i++
20
21
     li x13, 0
                         # resetting j to zero at the beginning of each outer loop
22
23 loop2:
24
     bge x13, x11, loop1 # exiting inner loop if j >= number of elements
25
    slli x16, x12, 2 # calculating offset for a[i]
     slli x18, x13, 2 # calculating offset for a[j]
26
27
     add x15, x16, x10 # calculating address of a[i]
28
     add x17, x18, x10 # calculating address of a[j]
29
     lw x28, 0(x15)
                        # loading a[i] into x28
30
    lw \times 29, 0(\times 17)
                        # loading a[j] into x29
31
32
    blt x28, x29, no_swap # skipping swap if a[i] <= a[j]
33
    # swapping a[i] and a[j]
34
    sw x29, 0(x15) # store a[j] at a[i]
    sw x28, 0(x17) # store a[i] (original value of a[j]) at a[j]
35
36 no_swap:
37
    addi x13, x13, 1 # increment j
                     # repeat inner loop
39 exit:
40
```

The figure below shows before sorting:

0x00000110	20	0	0	0
0x0000010c	17	0	0	0
0x00000108	6	0	0	0
0x0000104	31	0	0	0
0x00000100	14	0	0	0

The figure below shows after sorting:

0x00000110	6	0	0	0
0x0000010c	14	0	0	0
0x00000108	17	0	0	0
0x00000104	20	0	0	0
0x0000100	31	0	0	0

After we had tested out our Assembly code on Venus, we converted the bubble sort algorithm to machine code instructions, these instructions were put in instruction memory. We used the Risc-V green card to convert the code.

2c)

```
module Instruction_Memory
23
24
25
       input [63:0] Inst_Address,
       output reg [31:0] Instruction
26
27
       reg [7:0] inst_mem[160:0]; // array of 8-bit registers with 161 elements
28
29
30
       begin
31
           {inst_mem[3], inst_mem[2], inst_mem[1], inst_mem[0]} = 32'h00000913;//1 32 bit instruction for 4 consecutive byte addresses
32
           {inst_mem[7], inst_mem[6], inst_mem[5], inst_mem[4]} = 32'h00500993;//2
33
           \{inst\_mem[11], inst\_mem[10], inst\_mem[9], inst\_mem[8]\} = 32'h00000413;//3
34
           {inst_mem[15], inst_mem[14], inst_mem[13], inst_mem[12]} = 32'h00050513;//4
35
           \{ \texttt{inst\_mem}[19], \ \texttt{inst\_mem}[18], \ \texttt{inst\_mem}[17], \ \texttt{inst\_mem}[16] \} = 32'h00500113; //5
36
           {inst_mem[23], inst_mem[22], inst_mem[21], inst_mem[20]} = 32'h00200193;//6
37
           \{ inst\_mem[27], \ inst\_mem[26], \ inst\_mem[25], \ inst\_mem[24] \} = 32'h00100213; //7
           {inst_mem[31], inst_mem[30], inst_mem[29], inst_mem[28]} = 32'h00700593;//8
38
39
           {inst_mem[35], inst_mem[34], inst_mem[33], inst_mem[32]} = 32'h00400613;//9
40
           {inst_mem[39], inst_mem[38], inst_mem[37], inst_mem[36]} = 32'h07340663;//10
41
           {inst_mem[43], inst_mem[42], inst_mem[41], inst_mem[40]} = 32'h000000493;//11
           {inst_mem[47], inst_mem[46], inst_mem[45], inst_mem[44]} = 32'h000000513;//12
43
           {inst_mem[51], inst_mem[50], inst_mem[49], inst_mem[48]} = 32'hfff98313;//13
44
           {inst_mem[55], inst_mem[54], inst_mem[53], inst_mem[52]} = 32'h40830333;//14
45
           {inst_mem[59], inst_mem[58], inst_mem[57], inst_mem[56]} = 32'h04648663;//15
46
           {inst_mem[63], inst_mem[62], inst_mem[61], inst_mem[60]} = 32'h00349393;//16
47
           \{inst\_mem[67], inst\_mem[66], inst\_mem[65], inst\_mem[64]\} = 32'h012383b3;//17
48
           {inst_mem[71], inst_mem[70], inst_mem[69], inst_mem[68]} = 32'h0003b283;//18
49
           {inst_mem[75], inst_mem[74], inst_mem[73], inst_mem[72]} = 32'h00148e93;//19
50
           {inst_mem[79], inst_mem[78], inst_mem[77], inst_mem[76]} = 32'h003e9e13;//20
51
           {inst_mem[83], inst_mem[82], inst_mem[81], inst_mem[80]} = 32'h012e0e33;//21
           {inst_mem[87], inst_mem[86], inst_mem[85], inst_mem[84]} = 32'h000e3f03;//22
           \{inst\_mem[91], inst\_mem[90], inst\_mem[89], inst\_mem[88]\} = 32'h005f4663;//23
54
           \{inst\_mem[95], inst\_mem[94], inst\_mem[93], inst\_mem[92]\} = 32'h00148493;//24
55
           {inst_mem[99], inst_mem[98], inst_mem[97], inst_mem[96]} = 32'hfc000ce3;//25
56
           {inst_mem[103], inst_mem[102], inst_mem[101], inst_mem[100]} = 32'h00028f93;//26
57
           {inst_mem[107], inst_mem[106], inst_mem[105], inst_mem[104]} = 32'h000f0293;//27
58
           \{ inst\_mem[111], \ inst\_mem[110], \ inst\_mem[109], \ inst\_mem[108] \} = 32'h0053b023; //28
59
           {inst_mem[115], inst_mem[114], inst_mem[113], inst_mem[112]} = 32'h000f8f13;//29
60
           \{ \texttt{inst\_mem[119], inst\_mem[118], inst\_mem[117], inst\_mem[116]} \} = 32'h01ee3023; //31 \}
61
           {inst_mem[123], inst_mem[122], inst_mem[121], inst_mem[120]} = 32'h00100513;//32
           {inst_mem[127], inst_mem[126], inst_mem[125], inst_mem[124]} = 32'h00148493;//33
62
           {inst_mem[131], inst_mem[130], inst_mem[129], inst_mem[128]} = 32'hfa000ce3;//34
           64
65
           \{inst\_mem[139], inst\_mem[138], inst\_mem[137], inst\_mem[136]\} = 32'h00050463;//36
66
           \{inst\_mem[143], inst\_mem[142], inst\_mem[141], inst\_mem[140]\} = 32'hf8000ce3;//37
67
68
69
       always @(Inst_Address)
70
       begin
71
         Instruction={inst_mem[Inst_Address+3],inst_mem[Inst_Address+2],inst_mem[Inst_Address+1],inst_mem[Inst_Address]};
72
       end
```

The data memory is modified to adjust according to our sorting algorithm. We initialise the array and its elements in the Data Memory,

Here is a closer look to the initialization,

```
40
       initial
41
         begin
42
            for (i=0; i<64; i=i+1)
43
              begin
                DataMemory[i] = 0;
44
45
46
47
            DataMemory[0] = 8'd14; // We initialize the array here
48
            DataMemory[8] = 8'd31;
            DataMemory[16] = 8'd6;
49
50
            DataMemory[24] = 8'd17;
            DataMemory[32] = 8'd20;
51
52
         end
```

A branch control unit is introduced to deal with branch (blt) type instructions since this unit was not present in the single cycle processor we made in lab 11. The figure below shows the Branch Unit,

```
22 v module Branch_unit(
23
        input [2:0] Funct3, // Specifies which type of branch condition
24
        input [63:0] ReadData1,
        input [63:0] ReadData2,
25
        output reg addermuxselect
26
27
       );
28
29 ~
       initial
30 v
        begin
31
         addermuxselect = 1'b0;
32
         end
33
34
       always @(*) // Branch should be taken or not is done here based on Funct3 and Read_Data1 and 2
35 ∨
36 v
           case (Funct3)
             3'b000:
37 ∨
38 V
              begin
39 🗸
                if (ReadData1 == ReadData2)
40
                 addermuxselect = 1'b1; // branch should be taken
41 ~
42
                addermuxselect = 1'b0; // opposite
43
                end
              3'b100:
44
45 V
             begin
46
                   if (ReadData1 < ReadData2)
47
                   addermuxselect = 1'b1;
48 ∨
                 else
49
                  addermuxselect = 1'b0;
50
                end
             3'b101:
51 v
52 v
              begin
53
                if (ReadData1 > ReadData2)
54
                addermuxselect = 1'b1;
55 V
                else
56
                  addermuxselect = 1'b0;
57
               end
58
           endcase
59
          end
60
     endmodule
```

The main role of the Branch Unit for our Bubble sort algorithm to work was so we can cater the sb-type instructions.

This is our ALU Control module,

```
22
     module ALU Control(
          input [1:0] ALUOp, // Input: ALU Operation Type (2 bits) input [3:0] Funct, // Input: Function Code (4 bits)
23
24
          output reg [3:0] Operation // Output: ALU Operation Code (4 bits)
25
26
     );
27
28
          always @ (ALUOp or Funct)
29
          begin
30
              case(ALUOp)
                  2'b00: // I Type (Immediate Type)
31
32
                  begin
33
                       case(Funct[2:0])
                           4'b001: Operation = 4'b1000; // Funct[2:0] = 001 -> Operation = SLLI
34
                           default: Operation = 4'b0010; // Default I-Type Operation (e.g., ld, sd)
35
36
                       endcase
37
                  end
38
                  2'b01: Operation = 4'b0110; // SB Type (Branch Type - Beq)
39
40
41
                  2'b10: // R Type (Register Type)
42
                  begin
43
                       case(Funct)
                           4'b0000: Operation = 4'b0010; // Funct = 0000 -> Operation = ADD
44
                           4'b1000: Operation = 4'b0110; // Funct = 1000 -> Operation = SUB
45
46
                           4'b0111: Operation = 4'b0000; // Funct = 0111 -> Operation = AND
47
                           4'b0110: Operation = 4'b0001; // Funct = 0110 -> Operation = OR
48
                       endcase
49
                  end
50
              endcase
51
          end
     endmodule
52
```


Top Module,

```
| South RISCO_Processor(input clk, | South Resolutai, Resolutai, Resolutai, Resolutai, Resolutai, Sessit, Resolutai, Resolutai,
```


2d)

Below are the results of our Bubble Sort algorithm,


Before Sorting




In between sorting,



After sorting,



Schematic,



2. Task 2:

We first got the algorithm to work on a single-cycle processor. Then we updated the processor to a pipelined version. We added pipeline registers named:

- IF/ID
- ID/EX
- EX/MEM
- MEM/WB

Based on what we learned from our textbook. These registers hold data from one stage of the pipeline to the next. We checked that each stage of the pipeline was working right by testing instructions one by one.

2a)

We also added the forwarding unit and 3-to-1 multiplexer to make the unit work. It selects the forwardA and forwardB output depending on if the current instruction is dependent on the previous instruction. We use the following table to assign the forwardA and forwardB values.:

Mux control	Source	Explanation
ForwardA = 00	ID/EX	The first ALU operand comes from the register file.
ForwardA = 10	EX/MEM	The first ALU operand is forwarded from the prior ALU result.
ForwardA = 01	MEM/WB	The first ALU operand is forwarded from data memory or an earlier ALU result.
ForwardB = 00	ID/EX	The second ALU operand comes from the register file.
ForwardB = 10	EX/MEM	The second ALU operand is forwarded from the prior ALU result.
ForwardB = 01	MEM/WB	The second ALU operand is forwarded from data memory or an earlier ALU result.

The Forwarding Module is here:

```
1 pmodule Forwarding_Unit
3 ¦
         input [4:0] EXMEM rd, MEMWB rd,
4
        input [4:0] IDEX_rs1, IDEX_rs2,
5
        input EXMEM_RegWrite, EXMEM_MemtoReg,
 6
        input MEMWB RegWrite,
        output reg [1:0] fwd A, fwd B
9 !
    );
10
11 🖯 always @(*) begin
12
        // Forwarding logic for operand A
13 👨
        if (EXMEM rd == IDEX rs1 && EXMEM RegWrite && EXMEM rd != 0) begin
14
            fwd A = 2'b10; // Forward value from the EX/MEM pipeline stage
15 🖨
        end else if ((MEMWB rd == IDEX rs1) && MEMWB RegWrite && (MEMWB rd != 0) &&
16 👨
                  !(EXMEM_RegWrite && (EXMEM_rd != 0) && (EXMEM_rd == IDEX_rs1))) begin
17 !
            fwd A = 2'b01; // Forward value from the MEM/WB pipeline stage
18 🖨
        end else begin
19 ¦
         fwd A = 2'b00; // No forwarding for operand A
20 🖨
        end
21 !
22 ¦
        // Forwarding logic for operand B
23 🖨
        if ((EXMEM rd == IDEX rs2) && EXMEM RegWrite && EXMEM rd != 0) begin
24
            fwd_B = 2'b10; // Forward value from the EX/MEM pipeline stage
25 🖯
        end else if ((MEMWB_rd == IDEX_rs2) && (MEMWB_RegWrite == 1) && (MEMWB_rd != 0) &&
26 🖨
                  !(EXMEM_RegWrite && (EXMEM_rd != 0) && (EXMEM_rd == IDEX_rs2))) begin
27
            fwd_B = 2'b01; // Forward value from the MEM/WB pipeline stage
28 🖯
        end else begin
29 ¦
            fwd_B = 2'b00; // No forwarding for operand B
30 🖒
31 \stackrel{.}{\bigcirc} end
32
33 🖒 endmodule
```

In order to select the forward values, two 3-1 mux are introduced into the hardware. The design module for this mux is:

```
1 module mux3x1(
        input [63:0] a, b, c,
        input [1:0] sel,
        output reg [63:0] data_out
5
  !);
 6
7 ⊖ always @(*) begin
8 if (sel == 2'b00) begin // If sel is 00, select input A
9
           data_out = a;
10 🖨
      end
11 🖯
                                    // If sel is 01, select input B
      else if (sel == 2'b01) begin
12
           data out = b;
13 🖨
14 ⊖
      else if (sel == 2'b10) begin
                                      // If sel is 10, select input C
15 :
           data_out = c;
16 🖨
       end
17 👨
       else begin
                   // For all other cases, output X (undefined)
18
           data_out = 2'bX;
19 🖨
        end
20 🖨 end
21
22
23 endmodule
24 !
```

2b) IF/ID Module:

```
module IF_ID(
    input clk, IFID_Write, Flush,
    input [63:0] PC_addr,
    input [31:0] Instruc,
    output reg [63:0] PC_store,
    output reg [31:0] Instr_store
);
always @(posedge clk) begin
    // Check if Flush signal is active
    if (Flush) begin
        // Flush active: Reset stored values
        PC_store <= 0;
        Instr_store <= 0;</pre>
    end else if (!IFID_Write) begin
        // IFID_Write inactive: Preserve stored values
        PC_store <= PC_store;
        Instr_store <= Instr_store;</pre>
    end else begin
        // Store new values in IF/ID pipeline registers
        PC_store <= PC_addr;
        Instr_store <= Instruc;</pre>
    end
end
endmodule
```

ID/EX Module:

```
module ID_EX(
    input
                                                 // Clock signal
                clk,
    input
                Flush,
                                                 // Flush control signal
    input [63:0] program_counter_addr,
                                         // Program counter address input
    input [63:0] read_data1,
                                          // Data 1 input
    input [63:0] read data2,
                                          // Data 2 input
    input [63:0] immediate_value,
                                          // Immediate value input
                                           // Function code input
    input [3:0] function_code,
    input [4:0] destination reg,
                                          // Destination register input
    input [4:0] source reg1,
                                            // Source register 1 input
    input [4:0] source_reg2,
                                           // Source register 2 input
    input
                                                  // Memory-to-register control signal
                MemtoReg,
                                                  // Register write control signal
    input
                RegWrite,
                Branch,
                                                  // Branch control signal
    input
                                                  // Memory write control signal
    input
                MemWrite,
    input
                MemRead,
                                                   // Memory read control signal
                ALUSrc.
                                                   // ALU source control signal
    input
    input [1:0] ALU_op,
                                             // ALU operation control signal
                                                  // Output: Stored program counter address
   output reg [63:0] program_counter_addr_out,
   output reg [63:0] read_data1_out,
                                                   // Output: Stored Data 1
   output reg [63:0] read_data2_out,
                                                   // Output: Stored Data 2
    output reg [63:0] immediate_value_out,
                                                   // Output: Stored Immediate value
   output reg [3:0] function_code_out,
                                                   // Output: Stored Function code
   output reg [4:0] destination_reg_out,
                                                    // Output: Stored Destination register
   output reg [4:0] source_reg1_out,
                                                          // Output: Stored Source register 1
                                                          // Output: Stored Source register 2
    output reg [4:0] source_reg2_out,
   output reg
                                                         // Output: Stored Memory-to-register control
                    MemtoReg out,
    output reg
                     RegWrite_out,
                                                              // Output: Stored Register write control
    output reg Branch_out,
                                                         // Output: Stored Branch control
                                                        // Output: Stored Memory write control
   output reg MemWrite out,
   output reg MemRead_out,
                                                   // Output: Stored Memory read control
    output reg ALUSrc_out,
                                                         // Output: Stored ALU source control
    output reg [1:0] ALU_op_out
                                                    // Output: Stored ALU operation control
```

```
else
    begin
        // Pass input values to output registers
    program_counter_addr_out = program_counter_addr;
    read_data1_out = read_data1;
    read_data2_out = read_data2;
    immediate_value_out = immediate_value;
    function_code_out = function_code;
    destination_reg_out = destination_reg;
    source reg1 out = source reg1;
    source_reg2_out = source_reg2;
    RegWrite_out = RegWrite;
    MemtoReg out = MemtoReg;
    Branch_out = Branch;
    MemWrite out = MemWrite;
    MemRead_out = MemRead;
    ALUSrc out = ALUSrc;
    ALU_op_out = ALU_op;
    end
end
endmodule
     );
     always @(posedge clk) begin
         if (Flush)
         begin
         // Reset all output registers to 0
         program_counter_addr_out = 0;
         read_data1_out = 0;
         read_data2_out = 0;
         immediate_value_out = 0;
         function_code_out = 0;
         destination_reg_out = 0;
         source_reg1_out = 0;
         source_reg2_out = 0;
         MemtoReg_out = 0;
         RegWrite_out = 0;
         Branch_out = 0;
         MemWrite_out = 0;
         MemRead_out = 0;
         ALUSrc_out = 0;
         ALU_op_out = 0;
         end
```

EX/MEM Module:

```
module EX_MEM(
   input clk,
                                 // Clock
   input Flush,
                                 // Flush control
   input RegWrite,
                                 // Control signal for selecting memory or ALU result for register write
   input MemtoReg,
                                 // Branch Control SIgnal
   input Branch,
                                  // Control singal indicating the ALU result is zero
   input Zero,
   input MemWrite,
   input MemRead,
   input is greater,
                                 // Control signal indicating the comparison result of the ALU operation
   input [63:0] immvalue_added_pc, // Immediate value added to the program counter
   input [63:0] ALU_result,
                                 // Result of the ALU operation
   input [63:0] WriteData,
                                // Data to be written to memory or register file
                                // Function code for ALU operation
   input [3:0] function_code,
   input [4:0] destination reg, // Destination register for register write
   output reg RegWrite out,
                                 // register write
   output reg MemtoReg out,
                                // MEM or ALU result for register write
   output reg Branch_out,
                                 // branch signal
                                // signal for ALU result is zero
   output reg Zero_out,
   output reg MemWrite_out,
                                // MEM write
   output reg MemRead out,
                                 // MEM read
                                 // when a greater than check for comparison
   output reg is_greater_out,
   output reg [63:0] immvalue added pc out, // immediate value added to the program counter
   output reg [63:0] ALU_result_out,
                                         // ALU result
   output reg [63:0] WriteData_out,
                                          // Write data
                              // ALU operation code
   output reg [3:0] ALU_OP,
   output reg [4:0] dest reg out // destination register for reg write operation
);
```

MEM/WB Module:

endmodule

```
module MEM_WB(
                              // Clock signal
   input clk,
   input RegWrite,
                              // Control signal for enabling register write
   input MemtoReg,
                              // Control signal for selecting memory or ALU result for register write
   input [63:0] ReadData,
   input [4:0] destination_reg, // Destination register for register write
   output reg RegWrite_out,
                              // Output signal for enabling register write
   output reg MemtoReg_out,
                               // Output signal for selecting memory or ALU result for register write
   output reg [63:0] ReadData_out, // Output signal for data read from memory or register file
   output reg [63:0] ALU_result_out, // Output signal for the ALU result
   output reg [4:0] destination reg out // Output signal for destination register for register write
);
   // Assign output values based on input signals
    always @(posedge clk) begin
       RegWrite_out = RegWrite;
       MemtoReg_out = MemtoReg;
       ReadData_out = ReadData;
       ALU result out = ALU result;
       destination reg out = destination reg;
```

After making these registers and forwarding module, we executed 3 add instructions that are dependent on each other to show the result of forwarding. Our test cases were initialised in the instruction memory:

```
initial begin
inst_mem[0] = 8'b00110011; //add x10,x12,x13
inst_mem[1] = 8'b000000101;
inst_mem[2] = 8'b11010110;
inst_mem[3] = 8'b0;


inst_mem[4] = 8'b00110011; //add x8,x10,x12
inst_mem[5] = 8'b00000100;
inst_mem[6] = 8'b11000101;
inst_mem[7] = 8'b0;

inst_mem[9] = 8'b000000000;
inst_mem[10] = 8'b101100100;
inst_mem[11] = 8'b000000000;
```

2c) We initialised the x12 and x13 registers in the registerFile module with the values 1 and 2:

```
) initial
) begin
   for (i = 0; i < 32; i = i + 1)
             Registers[i] = 64'd_0;
     Registers[12] = 64'd1;
     Registers[13] = 64'd2;
) end
always @(negedge clk ) begin // doing regwrite on the negative clock edge
     if (RegWrite) begin
         Registers[RD] = WriteData;
     end
) end
always@(*) begin
     ReadData1 = reset ? 0 : Registers[RS1];
     ReadData2 = reset ? 0 : Registers[RS2];
) end
   assign r1 = Registers[12];
   assign r2 = Registers[13];
   assign r3 = Registers[10];
   assign r4 = Registers[8];
   assign r5 = Registers[1];
```

Simulation Output:



3. Task 3:

4a) For Task 3 we were required to implement the Bubble Sorting algorithm of Task 1 into the pipelined processor developed in Task 2. In order to do this, we had to include the 'Data Hazard Detection Unit' into our project.

According to the different sets of given instructions, the Data Hazard Detection module stalls the pipeline by setting the control signals of the multiplexers and relevant hardware to zero. This ensures that another instruction is not accepted into the pipeline for 1 clock cycle.

Following is the code snippet of our Hazard Detection module:

```
module Hazard_Detection
           input [4:0] current_rd, previous_rs1, previous_rs2,
 5 6 7
           input current MemRead,
           output reg mux out,
          output reg enable_Write, enable_PCWrite
 9 O always @(*) begin
        // Hazard detection logic
if (current_MemRead && (current_rd == previous_rs1 || current_rd == previous_rs2)) begin
11 by
12 i
13 i O
14 i O
15 i O
         end else begin
          17 | 18 | O | O | O | O |
             enable_PCWrite = 1;
                               // program counter mux is enabled.
 21 🖨
        end
```

Once again for the bubble sorting, we initialise the values in the data memory:


```
initial
  begin
  for (i = 0; i < 512; i = i + 1)
  begin
        DataMemory[256] = 8'd2;
        DataMemory[264]= 8'd5;
        DataMemory[272]= 8'd4;
        DataMemory[280] = 8'd6;
        DataMemory[280] = 8'd6;
        pataMemory[288]= 8'd3;
  end
end</pre>
```

We also made modifications to the Branch module in order to support the flushing of pipeline based on the control signals:


```
module Branch_Control
input Branch, Zero, Is_Greater_Than,
input [3:0] funct,
output reg switch, Flush
always \mathfrak{g}(*) begin // Check if Branch signal is 1 then we swithc branch and flush else not if (Branch) begin
     // Use a case statement based on funct[2:0] value case (\{funct[2:0]\})
          // Case when funct[2:0] is 3'b000 3'b000: begin
               // Check if Zero signal is active
               if (Zero)
                    switch = 1; // Set switch_branch to 1
                    switch = 0; // Set switch_branch to 0
          // Case when funct[2:0] is 3'b001
3'b001: begin
// Check if Zero signal is active
               if (Zero)
                    switch = 0; // Set switch_branch to 0
                    switch = 1; // Set switch_branch to 1
          // Case when funct[2:0] is 3'b101
3'b101: begin
   // Check if Is_Greater_Than signal is active
               if (Is_Greater_Than)
                    switch = 1; // Set switch_branch to 1
                    switch = 0; // Set switch_branch to 0
          // Case when funct[2:0] is 3'b100
3'b100: begin
   // Check if Is_Greater_Than signal is active
               if (Is_Greater_Than)
                    switch = 0; // Set switch_branch to 0
                    switch = 1; // Set switch_branch to 1
          // Default case
          default: switch = 0; // Set switch_branch to 0
end
else
     switch = 0; // Set switch_branch to 0 if Branch signal is inactive
always @(switch) begin
// Based on the switch_branch value
     if (switch)
          Flush = 1; // switch_branch is 1
         Flush = 0; // switch_branch is 0
endmodule
```

After making these modifications and using the rest of the modules developed in task 1 and 2, we were able to achieve the sorting on the pipelined processor.

4b) Before sorting:




After sorting:




4. Task 4:

In this task we are required to analyse the performance of the pipelined and single cycle processor.

The pipeline processor takes 465ns as seen in the snippet below:



The single cycle processor takes 197ns as seen in the snippet below:



We can calculate the speed up for our test case to be:

Execution Time (pipelined) / Execution time (single cycle) = 465 ns/197 ns = 2.36.

Therefore we can deduce the fact that the single cycle processor is 2.36 times faster in sorting a 5-element array compared to a pipelined processor. This is the case because in the pipelined processor there is a hazard detection unit that inserts stalls into the pipelined processor. These stalls/flushes increase the execution time significantly.

5. Challenges

- In Task 2, making the modules for the pipeline registers was a challenging task. We had to carefully identify the inputs and outputs of each register, give appropriate names to the wires and regs, and then make them work.
- Integrating each register into the top module was also a complex task and took us a lot of time.
- In Task 3 the logic of the hazard detection module was straightforward to implement, but we struggled to integrate it into the top level module.

6. Task Division

We collaborated in making the project code and did all the tasks together in the lab and outside university as well. For the report we divided each of the three main tasks between us. Jibran did task 1, Daniyal did task 2, and Ansab compiled task 3.

7. Conclusion

We were able to implement the bubble sort algorithm on both single cycle and pipelined processor to obtain the desired results. As expected, the single cycle processor was faster in executing the algorithm as it does not include stalls like the pipelined processor.

8. References

[1] Book. Course Book. Computer Organization and Design: The Hardware/Software Interface RISC-V Edition by David A. Patterson, John L. Hennessy

9. Appendix

Github Repository: https://github.com/chaudhary8503/CA-Project