





FPGA  
DE0\_nano

GPIO\_0



GPIO\_0

GPIO\_1