

Convolutional Neural Network (CNN)

Instructor: Lih-Yih Chiou

Speaker: Justin

Date: 2024/04/18





Outline

- Introduce to Convolutional Neural Network
- Hardware description
 - Block diagram
 - I/O Information
- Implementation
 - Convolution
 - ReLU
 - Max Pooling
 - Flatten
 - Fully Connected
 - Leaky ReLU
- Simulation Tips
- Criteria
 - Grading policy
 - Requirement & file format






Introduce to Convolution Neural Network

- Convolutional neural network (CNN) is a regularized type of **feed-forward** neural network that learns feature engineering by itself via **filters** (or kernel) optimization.
- Common CNN Layers:
 - Convolution Layer (w/,w/o padding)
 - Pooling Layer
 - Activation Function Layer
 - Batch Normalized Layer
 - Fully Connected Layer
 - Dropout Layer



Hardware description

Block Diagram







Hardware description

□ I/O Information

Signal	I/O	length	Desc.	
clk	I	1	positive-edged triggered	
rst	I	1	asynchronous positive-edged triggered	
ready	I	1	enable signal to start processing	
busy	0	1	System busy signal, active High, return Low to end Simulation	
ioe	0	1	Active high output enable signal for gray-image ROM	
iaddr	0	14	Address for gray-image ROM	
idata	1	8	Read data from gray-image ROM, unsigned	
addr_L0	0	14	Address for LO_RAM	
wen_L0	0	1	Active high write enable signal for LO_RAM	
w_data_L0	0	12	Write data from LO_RAM, unsigned	
oe_L0	0	1	Active high output enable signal for LO_RAM	
r_data_L0	rmission	12	Read data from LO_RAM, unsigned	

LPHPLMB VLSI Design LAB

Hardware description

□ I/O Information

Signal	1/0	length	Desc.
addr_L1	0	12	Address for L1_RAM
wen_L1	0	1	Active high write enable signal for L1_RAM
w_data_L1	0	12	Write data from L1_RAM, unsigned
oe_L1	0	1	Active high output enable signal for L1_RAM
r_data_L1	ı	12	Read data from L1_RAM, unsigned
addr_weight	0	16	Address for weight_ROM
oe_weight	0	1	Active high output enable signal for weight_ROM
r_data_weight	I	8	Read data from weight_ROM, signed
addr_L2	0	3	Address for L2_RAM
wen_L2	0	1	Active high write enable signal for L2_RAM
w_data_L2	0	32	Write data from L2_RAM, signed

LPHPLAR VLSI Design LAB

Implementation

- Layer0 : padding
 - We need zero-padding before Convolution to keep the image size after doing convolution.

pixel0	 pixel 127
pixel 16256	 pixel 16383

reading 128*128 pixels of unsigned 8bits data from gray-image ROM


Zero-padding


	I		
0	0	 0	0
0	pixel0	pixel 127	0
		 	ø
•			
0	pixel 16256	pixel 16383	0
0	0	 0	0

zero-padding to 130*130 image (don't need to store the whole image in your circuit)

- Layer0: Padding
 - We need zero-padding before Convolution to keep the image size after doing convolution.







reading 128*128 pixels of unsigned 8bits data from gray-image ROM

zero-padding to 130*130 image(don't need to store the whole image)





- Layer0 : convolution
 - Doing Convolution after Zero-padding, we can get a same size as original gray image.

0	0	1	0	0
0	pixel0	/11/	pixel 127	0
0	pixel 16256		pixel 16383	0
0	0		0	0



3'b110 (-2)	3'b000 (0)	3'b001 (1)	_
3'b000	3'b001 (1)	3'b010 (2)	
3'b001 (1)	3'b010 (2)	3'b101 (-3)	

filter,3-bit signed

	pixel0	 pixel 127
^		
	pixel 16256	 pixel 16383

Convolution(128*128),13-bit, signed (don't need to store the whole image in your circuit)

130*130 pixels of unsigned 8bits data





- Layer0: convolution example
 - Convolution implementation ex:

$$1*(-2)+2*(0)+3*(1)+0*(0)+1*(1)+2*(2)+3*(1)+0*(2)+1*(-3)=6$$

 $2*(-2)+3*(0)+0*(1)+1*(0)+2*(1)+3*(2)+0*(1)+1*(2)+2*(-3)=6$
 $1*(-2)+2*(0)+3*(1)+0*(0)+1*(1)+0*(2)+0*(1)+4*(2)+1*(-3)=7$

Data format: 8-bit unsigned * 3-bit signed = 13-bit signed.

1	2	3	0	1
0	1	2	3	0
3	0	1	2	3
2	3	0	1	0
2	3	0	4	1





-2	0	1
0	1	2
1	2	-3



example

- Layer0 : convolution
 - Doing Convolution after Zero-padding, we can get a same size as original gray image.









130*130 pixels of unsigned 8bits data

Convolution(128*128),13-bit,signed

- Layer0: Activation Function ReLU
 - Doing ReLU calculation after convolution, we can get a sequence of 12 bits non-negative data, store back to LO RAM.









Before After







- Layer0 : Store back to L0_RAM
 - Data structure : Row major
 - Storing the result to LO_RAM.
 - ◆ Data format : 12-bit unsigned (>=0).

pixel0	 pixel 127
pixel 16256	 pixel 16383

store

pixel 0
pixel 1

pixel 1

pixel 16382
pixel 16383

After ReLU function



LPHPLDE VLSI Design LAE

Implementation

- Layer1: Max Pooling
 - We do 2*2 max pooling in Layer1, you can reuse the data you have stored into LO RAM, or you have a better algorithm to catch the data directly before storing back to LO RAM

pixel0	 pixel 127
pixel 16256	 pixel 16383

2*2 Max pooling

pixel0	 pixel 63
pixel 4032	 pixel 4095

128*128 pixels of unsigned 12bits data from Layer 0

Max-pooling to 64*64 image(don't need to store the whole image in your circuit)





- Layer1: Max Pooling example
 - Pooling layers allow us to reduce the size of the image so that the neural network works faster. It basically creates a smaller image by dividing the image in several n by n matrices (say 2 by 2 matrices).

56	13	84	91		
17	48	75	43		
9	63	58	40		
49 71		11	88		

2*2 Max pooling 56 91 71 88

Before

After

- Layer1: Max Pooling
 - Doing Max pooling in Layer1, we can get a smaller image size, and store it back to L1 RAM.



1	2	3	4			
5	6	7	8		6	8
9	8	7	6		9	7
3	4	5	6			
\longrightarrow						





Before 128*128

After 64*64








- ☐ Layer1 : Store back to L1_RAM
 - Data structure : Row major
 - Storing the result to L1_RAM.
 - → Data format : 12-bit unsigned (>=0).

pixel0		pixel 63			
pixel 4032		pixel 4095			



pixel 0
pixel 1

pixel 4094
pixel 4095

After Max pooling







Layer2 : Flatten

Data structure : Row major

Data format : 12-bit unsigned (>=0)

Hint: You don't need to do any change in your circuit!

pixel0	 pixel 63
•	
•	•
pixel 4032	 pixel 4095

Flatten

pixel 0
pixel 1

.
.
.
.
pixel 4094
pixel 4095


Layer 1 result 64*64

Flatten **4096*1**





- Layer2 : Fully connected
 - ◆ A fully connected layer refers to a neural network in which each input node is connected to each output node.








- Layer2 : Fully connected
 - Use matrix multiplication, accumulate each weight * pixel
 - Weight's data structure in ROM is row major

8 bits signed

w_0		w_ 4095
•	•	•
w_ 36864		w_ 40959

12 bits unsigned



32 bits signed

FC 0
FC 1
•
FC 8
FC 9

Weight 10*4096


Flatten **4096*1**

FC 10*1






- Layer2 : Activation Function Leaky ReLU
 - ◆ Doing Leaky ReLU calculation after fully connected layer, we can get a sequence of 32 bits signed data, store back to L2 RAM.
 - \bullet Leaky ReLU : If y<0, f(y) = y * (1/65536); else, f(y) = y
 - Hint: you don't need a divider in this case
 - Data format: 32-bit signed.






- The timing information for Read/Write SRAM
 - Read operation(delay one cycle)



- √ The memory will output values on the negative edge, and you need to capture data on the positive edge
- Write operation





Simulation Tips

- Testbench
- You can only modify those red box in testbench

```
timescale 1ns/10p
        define CYCLE
                                                  // Modify your clock period here (do not larger than 25)
                                                  // Modify cycle times once your design need more cycle times!
        define End CYCLE
        define gray image
                               "../../dat grad/gray image.txt"
                                                                                // Open in Quartus
                              "../../dat grad/relu image.txt"
 6
        define L0 EXP0
       `define weight
                              "../../dat grad/random weight.txt"
        define L1 EXP0
                               "../../dat grad/pooled image.txt"
                               "../../dat grad/result leaky relu.txt"
        define L2 EXP
       // `define gray image
                                  "./dat grad/gray image.txt"
11
                                                                                // Open in ModelSim
       // `define L0 EXP0
                                  "./dat grad/relu image.txt"
                                  "./dat grad/random weight.txt"
13
       // `define weight
14
       // `define L1 EXPO
                                  "./dat grad/pooled image.txt"
                                  "./dat grad/result leaky relu.txt"
       -// `define L2 EXP
16
17
       module testfixture;
18
                   check0=1, check1=1, check2=1;
                                                    ////you can only modify this line
19
       logic
21
       logic
                      LO EXPO [0:16383];
               [11:0]
       logic
                      L1 EXPO [0:4095];
                      L2 EXP [0:99];
23
       logic
```



Simulation Tips

- CONV.sdc
- You can only modify this red box in CONV.sdc
- Do not set this clock period more than 25(ns)

```
# operating conditions and boundary conditions #

set cycle 25.0

create_clock -name clk -period $cycle [get_ports clk]

#Don't touch the basic env setting as below
set_input_delay 5.0 -clock clk [remove_from_collection [all_inputs] [get_ports clk]]
set_output_delay 5.0 -clock clk [all_outputs]
```





Simulation Tips

- Golden files
- Those file can help you debug easier.

📝 gray_image.txt

Gray Image ROM

pooled_image.txt

Layer 1 golden

random_weight.txt

Weight ROM

蟚 relu_image.txt

Layer O golden

result_dot.txt

Fully connected golden

result_leaky_relu.txt

Layer 2 golden





☐ Grading policy(100%)

PA(Simulation time * Area)

Layer 0 RTL simulation pass	(10%)
Layer 1 RTL simulation pass	(10%)
Layer 2 RTL simulation pass	(10%)
Layer 0 Gate-Level simulation pass	(10%)
Layer 1 Gate-Level simulation pass	(10%)
♦ Laver 2 Gate-Level simulation pass	(10%)

→ Hand In Time (code only) (5%)


You will only get the point that previous mission pass,
 Include PA & Hand in time
 ex: Layer 0 RTL + Gate-Level pass & others fail, only 10 points

♦ Report (20%)



(15%)

- Grading policy Performance & Area
 - Performance: Simulation time in Gate-Level Simulation
 - Area: Total logic elements + 1000 * embedded Multipliers
 - This 10 points need Gate-Level all pass to attend the PA Ranking
 - Top 10% got 15 points, Top 10%~20% got 13.5 points....



Users/justi/Documents/NCKU/HDL/midterm/testfixture.sv(331)

Iteration: 0 Instance: /testfixture

Flow Summary	
< <filter>></filter>	
Flow Status	Successful - Mon Apr 15 11:58:00 2024
Quartus Prime Version	17.1.0 Build 590 10017 SJ Lite Edition
Revision Name	CONV
Top-level Entity Name	CONV
Family	Cyclone IV E
Device	EP4CE115F29C7
Timing Models	Final
Total logic elements	452 / 114,480 (< 1 %)
Total registers	107
Total pins	173 / 529 (33 %)
Total virtual pins	0
Total memory bits	<u>0 / 3,981,312 (0 </u> %)
Embedded Multiplier 9-bit elements	2 / 532 (< 1 %)
Total PLLs	0/4(0%)

Area = 452 + 1000 *2 = 2452



- Grading policy Hand In Time (code only)
 - This 5 points need Gate-Level all pass to attend the HIT Ranking
 - ◆ Top 20% got 5 points, Top 20%~40% got 4 points....
 - Hand in time Ranking based on the last Moodle & google form submit time. TA will choose the latest.
 - Please update your PA every time you upload your code!!!
 - Midterm Performance & Area google form
 - Report can submit individually after submitting your code.
 - You can check your PA & hand in time from the excel link
 - Midterm Performance & Area excel report

А	В	С	D	E	F
時間戳記	電子郵件地址	Student ID	Gate-Level Simulation Time (ps)	Area	Simulation time * Area
2024/4/16 上午 1:17:47	m16121116@gs.ncku.edu.tw	test	14747227294	2452	36160201324888





- Grading policy Report
 - Your Report should include those components
 - Performance & Area table
 - Block Diagram (10%)
 - Explain how your design works? (10%)
 - Draw the flowchart for your Finite State Machine (FSM). (10%)
 - Explain the result by waveform. (10%)
 - RTL & Gate-level simulation result on the terminal. (5%)
 - Scream shot form Quartus and give an explanation (5% each)
 - Schematic view of the design netlist
 - Finite State Machine view
 - ✓ Fmax summery
 - worst-case timing paths
 - power analyzer summery
 - flow summery
 - Q&A (5% each)
 - ✓ What is the difference between RTL simulation & Gate level simulation?
 - ✓ What is your strategy to get a batter PA?
 - lesson learned from midterm.(15%)






Requirement & file format

- ☐ File format
- Deadline:2024/05/028:59

Midterm project code



Midterm project report

StudentID_midterm.pdf





Requirement & file format

Friendly reminder

- Please complete the assignment by your own, discussion with peers is recommended, but do not cheat.
- Warning! Any dishonesty found will result in zero grade.
- Warning! Designing responses tailored to the golden files will result in zero grade.
- Warning! Any late submission will also receive zero.
- Warning! Please make sure that your code can be compiled in Modelsim & Quartus, any dead body that we cannot compile will also receive zero.
- Warning! Please submit your work according to the specified file format, making sure not to include any unnecessary files. Any unnecessary file found, will lead to 10% deduction from the overall score.
- Please start this project As Soon As Possible, Quartus synthesize
 & Gate Level simulation will take you a lot of time.
- A bad coding style may cause your Gate Level simulation unsuccessful!!!



LPHPLMB VLSI Design LAB

Thanks for listening

