

Lab2: Design of Arithmetic Logic Unit(ALU)

Instructor: Lih-Yih Chiou

Speaker: Jay

Date: 2024/02/29





Outline

- Introduction
- Hardware description
 - Block diagram
 - Instruction
 - I/O Information
- Lab2 Implementation
 - Data format
 - Saturation & Rounding
 - Piecewise linear approximate for the tanh function
- Criteria
 - Grading policy
 - Simulation Result
 - Requirement & file format




Introduction

- Arithmetic logic unit (ALU)
 - Is one of the components of a computer processor.
- In this lab, you're going to design an ALU with some special instructions. Use the ALU to compute input data to get the correct results.





Block Diagram







Hardware description

Instruction

Operation	inst_i	Desc.	Note
Signed Addition (Fixed Point)	3′b000	data_o = scr_A_i + scr_B_i	Output saturation and rounding is
Signed Subtraction (Fixed Point)	3′b001	data_o = scr_A_i - scr_B_i	needed. (Rounding policy: round to the nearest, ties to even)
Signed Multiplication (Fixed Point)	3'b010	data_o = scr_A_i * scr_B_i	nearest, ties to eveny
GeLU	3'b011	data_o = GeLU(scr_A_i)	Output is needed; only scr_A_i is used. (Rounding policy: round to the nearest, ties to even)
CLZ	3'b100	Count leading zero bits	Only scr_A_i is used.
Sort nine numbers	3'b101	Sort nine numbers in ascending order.	





□ I/O Information

Signal	I/O	width	Desc.
src_A_i	I	16	For instruction 000~011, signed input data with 2's complement representation.
src_B_i	I	16	(6-bit signed integer + 10-bit fraction) For instruction 100, 16-bit number.
inst_i	I	3	Operation code select which operation to be executed
sortNum*_i	Ι	8	Unsigned 8-bit number
sortNum*_o	0	8	Unsigned 8-bit number
data_o	0	16	For instruction 000~011, signed input data with 2's complement representation. (6-bit signed integer + 10-bit fraction) For instruction 100, 16-bit number. For instruction 101, don't care.



- Why Fixed point?
 - → Floating-point format in Verilog is not synthesizable; you need to use fixed-point or IEEE 754 floating-point to represent it.
 - \bullet Ex: "a = b * 0.123;" is not synthesizable.
- Fixed point
 - Designer can decide the format.
 - → It often requires less hardware resources compared to floating-point arithmetic.
 - → In this lab, for instruction 000~011, the input data is in fixed-point format.




LPHPLHB VLSI Design LAB

Lab2 Implementation

- Fixed point multiplication

 - → We only want the 6-bit integer and the 10-bit fractional part of the answer.



6.1875





- Saturation & Rounding
 - → For instructions 3'b000~3'b010, If the output value exceeds the maximum, value of 16-bit representation, use the maximum value as output, and vice versa.
 - → For instructions 3'b010 to 3'b011, you need to round the result to the nearest value.
 - Rounding policy: Round to the Nearest, ties to Even (RNE)

Ex: To round to the nearest, to the second decimal place.

- 1. Greater than 5, round up
- 2. less than 5, round down
- 3. equal to 5, look at the preceding digit if it's odd, round up; if it's even, round down





Here are some examples of output saturation

Addition

— input ———							
■ /tb_ALU/UUT/inst_i	0	0					
■ /tb_ALU/UUT/scr_A_i	-11.408	-1.5518	5.3564	16.2	289	16.725	
II -	-13.312	17.707	-20.818	8.78	332	20.144	
— output ———						<u> </u>	
.	-24.720	16.155	-15.462	25.0)72	31.999	

Subtraction

1	1				
15.721	-14.387	-20.232	-8.9678	-18.771	
15.519	-10.752	2.9141	-12.251	18.904	
0.20215	-3.6348	-23.146	3.2832	-32.000	
	15.519	15.519 -10.752	15.519 -10.752 2.9141	15.519 -10.752 2.9141 -12.251	15.519 -10.752 2.9141 -12.251 18.904

Multiplication


— input —					
■- /tb_ALU/UUT/inst_i	2	2			
■-4 /tb_ALU/UUT/scr_A_i	0.0019531	-0.055664	-19.867	0.086914	-12.851
+-4/ /tb_ALU/UUT/src_B_i	0.013672	0.026367	11.367	0.083984	-7.4326
output					
■-🚣 /tb_ALU/UUT/data_o	0.00000	-0.0019531	-32.000	0.0068359	31.999

- ☐ GeLU (Gaussian Error Linear Unit)
 - → Compared with ReLU, the GELU function has a non-zero gradient at x = 0, allowing the network to learn in this region.
 - → We approximate the GeLU function using the Tanh function.

GeLU(x)

$$\approx 0.5 * x * \left[1 + \tanh\left(\sqrt{\frac{2}{\pi}} * x * (1 + 0.044715 * x^2)\right) \right]$$


$$\approx 0.5 * x * \left[1 + \tanh\left(0.7978515625 * x * (1 + 0.044921875 * x^2)\right) \right]$$








- Piecewise linear approximation
 - → We use piecewise linear approximation to implement the tanh function.
 - → We divide the curve into 5 segments to compute the output.







LPHPLHB VLSI Design LAB

Lab2 Implementation

- Rounding the result of the GELU function
 - → Round to the nearest number with ties rounding to the even number (16-bits, 6-bit integer + 10-bit fraction).
 - Round the value before the tanh...1
 - Round the value after the tanh ... 2
 - Round the final value ... 3

GeLU(x)

$$\approx 0.5 * x * [1 + \tanh(0.7978515625 * x * (1 + 0.044921875 * x^2))]$$





- CLZ (Count Leading Zero bits)
 - > Ex: if input = 8'b0001_1101, then output = 3

inpu	ut —											
	tb_ALU/UUT/inst_i	4	4									
⊞-	tb_ALU/UUT/scr_A_i	01101011	01101	00000	101110	010011	000	10000010	000010	00000000000	001	000
■-	tb_ALU/UUT/src_B_i	0	0									
— out	put —————————										П	
⊞- ♦ /	tb_ALU/UUT/data_o	1	1	5			3			12		



- Sort 9 numbers
 - → The inputs are 8-bit unsigned numbers.
 - → Avoid the use of the "for-loop" in Verilog to solve this problem.

— input					
input	207	207	181	112	110
±-	14	14	240	80	138
<u>+</u>	98	98	56	146	249
■→ /tb_ALU/UUT/sortNum4_i	10	10	67	222	111
+ /tb_ALU/UUT/sortNum5_i	25	25	228	153	76
■ / /tb_ALU/UUT/sortNum6_i	62	62	78	132	146
II -	207	207	185	62	88
+ /tb_ALU/UUT/sortNum8_i	8	8	198	196	237
■ / /tb_ALU/UUT/sortNum9_i	242	242	155	19	236
output					
small #- / /tb_ALU/UUT/sortNum1_o	8	8	56	19	76
II - 1 / /tb_ALU/UUT/sortNum2_o	10	10	67	62	88
I - / /tb_ALU/UUT/sortNum3_o	14	14	78	80	110
I - / /tb_ALU/UUT/sortNum4_o	25	25	155	112	111
■- /* /tb_ALU/UUT/sortNum5_o	62	62	181	132	138
II - / ⇒ /tb_ALU/UUT/sortNum6_o	98	98	185	146	
II-4 /tb_ALU/UUT/sortNum7_o	207	207	198	153	236
I - / /tb_ALU/UUT/sortNum8_o	207	207	228	196	237
large +-4 /tb_ALU/UUT/sortNum9_o	242	242	240	222	249







Criteria

- ☐ Grading policy(100%)
 - → Lab2
 - Simulation pass (90%)
 - ➤ Signed Addition (16%)
 - ➤ Signed Subtraction (16%)
 - ➤ Signed Multiplication (16%)
 - ➤ GeLU (10%)
 - ➤ CLZ (16%)
 - ➤ Sort nine numbers (16%)
 - Report (10%)



Criteria

- Simulation result
 - Pass

```
VSIM 52> run -all
 Instruction 0 ALL PASS !!!
 Instruction 1 ALL PASS !!!
# Instruction 2 ALL PASS !!!
# Instruction 3 ALL PASS !!!
# Instruction 4 ALL PASS !!!
 Instruction 5 ALL PASS !!!
      Congratulations !!
      Simulation PASS!!
 ===== Your score : 90 / 90 =====
 ** Note: $stop : E:/HDL course prepare/Lab2 ALU/tb ALU.sv(188)
    Time: 60 us Iteration: 0 Instance: /tb ALU
 Break in Module tb ALU at E:/HDL course prepare/Lab2 ALU/tb ALU.sv line 188
```



Criteria

- Simulation result
 - → Failed

```
/SIM 54> run -all
         Simulation Start
 Instruction 0 ALL PASS !!!
 Instruction 1 ALL PASS !!!
Instruction 2 ALL PASS !!!
 time = 31680000 ps ,Instruction 3 Error, your data o = 1111111111111100, expect data o = 11111111111111111111
 Instruction 4 ALL PASS !!!
 Instruction 5 ALL PASS !!!
      OOPS!!
      Simulation Failed!!
 ===== Your score : 80 / 90 ======
 ** Note: $stop : E:/HDL course prepare/Lab2 ALU/tb ALU.sv(188)
    Time: 60 us Iteration: 0 Instance: /tb ALU
 Break in Module tb ALU at E:/HDL course prepare/Lab2 ALU/tb ALU.sv line 188
```



Lab2 Requirement & file format


- You must finish ALU.v/.sv and pass all patterns
- For Lab2, you need to submit
 - → ALU.v / ALU.sv
 - tb_ALU.sv
 - StudentID_Lab2.pdf
- Deadline:2024/03/07 08:59 (No late submission)



LPHPLMB VLSI Design LAB

Lab2 Requirement & file format

Homework submission must follow the file hierarchy!



Thanks for listening




How to view fixed-point format in ModelSim



LPHPLNR VLSI Design LAB

How to view fixed-point format in ModelSim

Step1





LPHPLMB VLSI Design LAB

How to view fixed-point format in ModelSim

Step2 Global Signal Radix Radix Selections: Specify a radix to apply to the selected signal. It will be used for this signal in all windows: O None (use session default) C Symbolic Fixed Point Radix × Binary Type: Octal Decimal Fixed ○ Float Unsigned Parameters: Hexadecimal Fraction bits: 10 C ASCII Time Precision: 5 Sfixed Base Radix: decimal Ufixed C Single Precision Floating-point Signed Double Precision Floating-point (1)Custom Fixed/Float... Cancel C User-defined: fixed#10#decimal#sig ▼ -Show Base: Show Radix Base Prefix (e.g. 32'h)



Apply

Cancel

OK

LPHPLAR VLSI Design LAB

How to view fixed-point format in ModelSim

☐ Step3

