

Lab4: Finite State Machine

- AES 128 Encryption

Advisor: Lih-Yih Chiou

Lecturer: David

Date: 2024/03/14








- Introduction
- Design Specifications
- System Description
- Criteria



Introduction (1/2)

- The Advanced Encryption Standard (AES) is a symmetric-key and <u>block cipher</u> algorithm widely used for securing sensitive data.
- We are implementing is the simplest mode Electronic Code Book (ECB), which is one of several modes of operation for a block cipher. Each sub-block is encrypted independently in this process.





LPHPLAR VLSI Design LAB

Introduction (2/2)

AES, a variant of Rijndael, features a consistent block size of 128 bits and supports key sizes of 128, 192, 256 bits. Most AES computations are done in a specific finite field.

Plaintext

49	20	6c	74
20	61	61	65
61	20	69	78
6d	70	6e	74



Ciphertext

71	13	4a	b8
f7	b8	fa	2f
a5	da	f9	a2
03	6e	67	c2

Flattened in column-major order (128-bit)

_	27	7															(
		49	20	61	6d	20	61	20	70	6c	61	69	6e	74	65	78	74






- Introduction
- Design Specifications
- System Description
- Criteria



LPHPLMB VLSI Design LAB

Design Specifications (1/2)

Block Diagram







Design Specifications (2/2)

□ I/O information

Signal	I/O	width	Description
clk	I	1	Clock signal (positive edge trigger)
rst	I	1	Synchronous reset signal (active high)
plaintext	ı	128	The original, unencrypted message
key	I	128	Secret key, 128-bit means have 10 rounds encryption
rom_data	I	8	The Rijndael S-box data
rom_address	0	8	The Rijndael S-box address
ciphertext	0	128	The encrypted version of a plaintext message
done	0	1	Complete Signal, testbench will receive the ciphertext

Outline


- Introduction
- Design Specifications
- System Description
- Criteria



LPHPLMB VLSI Design LAB

System Description (1/14)

In pattern 1, there is a 16-character English sentence represented in HEX ASCII code, along with a 128-bit encryption key. The plaintext is encrypted using the AES algorithm, resulting in the final ciphertext.





LPIIPLUB VLSI Design LAB

System Description (2/14)

In pattern 2, 3, the testbench will partition each image into 4*4 block matrices and sequentially send them into your design. At the end of simulation, an encrypted image will be generated.











System Description (3/14)


- AES processing step
 - → AddRoundKey: the state is combined with round key using bitwise XOR.
 - SubBytes: the non-linear substitution step where each byte is replaced with another by lookup table.
 - ShiftRows: the last three rows of the state are shifted cyclically.
 - MixColumns: a linear transformation which operates on the columns of the state.
 - → KeyExpansion: round keys are derived from the cipher key using the AES key schedule.





AES flow diagram:

- A total of 10 rounds are performed, with no MixColumns transformation required in the final round.
- The Round 0 key is a secret key sent through the I/O port "key", while the other round keys are computed through the key expansion operation.
- Design your own finite stat machine.








System Description (5/14)

AddRoundKey: bitwise XOR operation





	54	49	65	74
)	68	73	63	4b
	69	41	72	65
	73	53	65	79



1d	69	09	00
48	12	02	2e
08	61	1b	1d
1e	23	0b	0d

Plaintext

Round0 Key

State





System Description (6/14)

□ Rijndael 8-bit substitution box: Lookup table (ROM)

1d	69	09	00
48	12	02	2e
08	61	1b	1d
1e	23	0b	0d



a4	f9	01	63	
52	c9	77	31	
30	ef	af	a4	
72	26	2b	d7	

Old state

New State

☐ The S-box map is stored in ROM using row-major layout.

Example: 0x48

Least significant nibble: 0x8 (find column) Most significant nibble: 0x4 (find row)

Substitution value is 0x52

AES S-box																
	00	01	02	03	04	05	06	07	08	09	0a	0b	0с	0d	0e	0f
00	63	7c	77	7b	f2	6b	6f	с5	30	01	67	2b	fe	d7	ab	76
10	ca	82	с9	7d	fa	59	47	f0	ad	d4	a2	af	9с	a4	72	с0
20	b7	fd	93	26	36	3f	f7	СС	34	а5	e5	f1	71	d8	31	15
30	04	с7	23	с3	18	96	05	9a	d7	12	80	e2	eb	27	b2	75
40	-09	83	2c	1a	1b	6e	5a	→	52	3b	d6	b3	29	е3	2f	84
50	53	d1	00	ed	20	fc	b1	5b	6a	cb	be	39	4a	4c	58	cf
60	d0	ef	aa	fb	43	4d	33	85	45	f9	02	7f	50	3с	9f	a8
70	51	а3	40	8f	92	9d	38	f5	bc	b6	da	21	10	ff	f3	d2
80	cd	0с	13	ес	5f	97	44	17	c4	a7	7e	3d	64	5d	19	73
90	60	81	4f	dc	22	2a	90	88	46	ee	b8	14	de	5e	0b	db
a0	e0	32	За	0a	49	06	24	5c	c2	d3	ac	62	91	95	e4	79
b0	е7	с8	37	6d	8d	d5	4e	a9	6с	56	f4	ea	65	7a	ae	08
с0	ba	78	25	2e	1c	a6	b4	c6	e8	dd	74	1f	4b	bd	8b	8a
d0	70	Зе	b5	66	48	03	f6	0e	61	35	57	b9	86	c1	1d	9e
e0	e1	f8	98	11	69	d9	8e	94	9b	1e	87	е9	се	55	28	df
f0	8c	a1	89	0d	bf	e6	42	68	41	99	2d	Of	b0	54	bb	16







System Description (7/14)

ShiftRows: shift array circularly

a4	f9	01	63
52	c9	77	31
30	ef	af	a4
72	26	2b	d7



f9 a4 01 63 c9 77 31 52 af 30 ef a4 d7 2b 72 26

fixed

Left rotate 1

Left rotate 2

Left rotate 3

New State







System Description (8/14)

☐ MixColumns: matrix multiplication and XOR addition

2	3	1	1
1	2	3	1
1	1	2	3
3	1	1	2



a4	f9	01	63
c9	77	31	52
af	a4	30	ef
d7	72	26	2b



Constant Matrix

Old state

New state

Understanding AES Mix-Columns Transformation Calculation





System Description (9/14) - KeyExpansion

- The AES key expansion algorithm takes the initial 128-bit cipher key as input to generate 10 round keys, each used for an AddRoundKey operation in the encryption process. This algorithm can be divided into four step:
 - → RotWord: Perform a one-byte circular shift on the last column of the block key.
 - → SubWord: Perform a byte substitution on each byte using S-box.
 - Rcon: Take the first byte and XOR it with the round constant, with each round having a different constant.


[1, 2, 4, 8, 10, 20, 40, 80, 1b, 36] in hexadecimal





AES flow diagram:


- A total of 10 rounds are performed, with no MixColumns transformation required in the final round.
- The Round 0 key is a secret key sent through the I/O port "key", while the other round keys are computed through the key expansion operation.
- Design your own finite stat machine.






LPHPLMB VLSI Design LAB

System Description (11/14) - KeyExpansion



C_4	C ₅	C_6	C ₇
e2	91	b1	d6
32	12	59	79
fc	91	e4	a2
f1	88	e6	93
Round1 Kev			



AES - Key Schedule/Key Expansion Explained



Object Declaration


utput)

<u>I</u> → /testfixture/AES/ke

/testfixture/AES/do

System Description (12/14)


- The first pattern will be sent promptly upon the assertion of the 'rst' signal to a low state. And each pattern will be transmitted within a single cycle.
- In pattern 1, you could change the waveform radix to ASCII. This allows you to visualize the plaintext and key in character form.



LPHPLHB VLSI Design LAB

System Description (13/14)

Once the testbench detects that the output signal 'done' be asserted, the testbench will promptly verify the value of 'ciphertext'. Then the testbench will proceed to send the next pattern.




Verify ciphertext





System Description (14/14)

All data in the ROM has been preloaded. When the ROM address is assigned, the ROM data will be transmitted back with a one clock cycle delay.



Address (hex)	Data (hex)
00	63
4b	b3
54	20
69	f9

Table. A few instances where addresses are mapped to data in the ROM





Outline

- Introduction
- Design Specifications
- System Description
- Criteria





Criteria (1/4)

Three different patterns will be sent into your design. Please use the following command to verify that all patterns can pass without any errors.

Define pattern:

Pattern	VSIM Command
Pattern1 (ASCII sentence)	vlog tb.sv +define+P1
Pattern2 (mount picture)	vlog tb.sv +define+P2
Pattern3 (tux picture)	vlog tb.sv +define+P3
All pattern	Without any define


→ After defining each pattern command, please remember to type the command "restart" to ensure proper execution.






Criteria (2/4) – Simulation result

Pattern1: Simulation pass




Pattern3: Simulation pass



■ Pattern2: Simulation pass

```
3072/3072: Process... Correct!
       ** Congratulations !!
An encrypted image will be generated at the specified path.
Pattern name: Patter2 (mount.bmp)
Plot cipher image ...
The image had been generate in the path: ./image/Cipher mount.bmp
   Note: $stop : tb.sv(155)
   Time: 7434255 ns Iteration: 2 Instance: /testfixture
Break in Module testfixture at tb.sv line 155
```

Simulation pass



No part of this confidential report may be reproduced written permission from Prof. Lih-Yih Chiou NCKU



Criteria (3/4)

- ☐ Grading policy(100%)
 - → Lab4
 - Simulation pass (90%)
 - ➤ Pattern 1 pass (50%)
 - > Pattern 2 pass (20%)
 - ➤ Pattern 3 pass (20%)
 - ◆ Report (10%)





Criteria (4/4)


- Friendly reminder
 - → Please complete the assignment by your own, discussion with peers is recommended, but do not cheat.
 - → Warning! Any dishonesty found will result in zero grade.
 - → Warning! Any late submission will also receive zero.
 - Warning! Please make sure that your code can be compiled in Modelsim, any dead body that we cannot compile will also receive zero.
 - → Warning! Please submit your work according to the specified file format, making sure not to include any unnecessary files. Any unnecessary file found, will lead to 10% deduction from the overall score.
- Deadline: 2024/03/21 8:59 a.m.



Lab4 Requirement & file format

File format


→ We will only include 'tb.sv' in ModelSim project to verify your design. Be cautious about the file path included in top module 'aes.v'.





Reference

- CrypTool-Online: Animation Step by Step
- The provided configuration is equivalent to pattern1, you can verify your outcome using this website.





Thanks for your attention!!

