



- Problem description for Lab8
- Hardware description
 - Block diagram
 - I/O Information
 - Recommend flow in Lab8
- SDC file & tb_Laser.sv
- Criteria
 - Simulation Result
 - Grading policy
 - Requirement & file format





Problem description for Lab8


- ☐ It is assumed that are **40 targets** within a fixed area of 16x16 units.
- Only two laser shots are allowed in this area, and the lasers are circular with a radius of 4 units.
- The objective is to find the positions of the centers of these two circles to achieve **the maximum coverage** of targets by the circles.
- There are 6 sets of patterns, and when the completion signal (DONE) is received, the next set of patterns will be generated.




LPHPLMB VLSI Design LAB

Problem description for Lab8

☐ Ex:








LPHPLHF VLSI Design LAE

Hardware description

Block Diagram





Hardware description

□ I/O Information


Signal	1/0	width	Desc.
CLK	I	1	positive-edged triggered
RST	I	1	asynchronous positive-edged triggered
valid	I	1	Valid signal of input data
Χ	I	4	The X-coordinate of the target
Υ	I	4	The Y-coordinate of the target
C1X	0	4	X-coordinate of the first point
C1Y	0	4	Y-coordinate of the first point
C2X	0	4	X-coordinate of the second point
C2Y	0	4	Y-coordinate of the second point
DONE	0	1	Finish signal

Unsigned 4-bit integer



Recommend flow in Lab8 (1/3)

- Get input data
 - → The X and Y coordinates of the targets in this problem are inputted from ports X and Y.
 - → The values of X and Y are considered valid when the 'valid' signal is HIGH.
 - You need to record these 40 sets of coordinates for subsequent calculations.







Recommend flow in Lab8 (2/3)

- Calculate the positions of two circles
 - → Listing out all possible positions for the two circles takes too much time, but we can work through the problem iteratively.
 - Step1: Find Circle One: Find the center position of the circle that maximizes coverage when there is only one circle.
 - Step2: Fix the position of Circle One and determine the position of Circle Two to maximize coverage.
 - Step3: Keep the position of Circle Two fixed and readjust the position of Circle One to maximize coverage.
 - Step4: Repeat steps 2 and 3 until the results converge.
 - → If the distance is exactly equal to 4, it is considered inside the circle. If two circles cover the same target, only one object is counted.






Recommend flow in Lab8 (2/3)

- Notice
 - During steps 2 and 3, when selecting the center position of a circle, there may be multiple choices available. Different selection strategies will affect the convergence speed.
 - → The issue with iterative solutions is that they may fall into local stable points, leading to the inability to find the optimal solution.
 - This problem has been excluded in this Lab.
 - → For the same set of patterns, there may be multiple combinations where the coverage can reach its maximum value, and any one of these combinations is considered the optimal solution.

Recommend flow in Lab8 (3/3)

- Output the coordinates of two circles
 - → The calculation result is sent through ports C1X, C1Y, C2X, C2Y, while simultaneously raising the DONE signal.
 - → When the testbench receives the DONE signal, it will start calculating the number of covered targets.



SDC file

You can only modify this red box in "Laser.sdc"

```
Laser.sdc
                                                                               🔷 Compilation Report - Laser 🛚
                                   tb Laser.sv
                                                              Laser.sv
   | 🔲 📝 | 🏗 💷 | 🖪 🗗 🖺 | 🛈 🐚 🖫 | 💋 | 267 📃
     # operating conditions and boundary conditions #
     set clk_period 12.33
     #Don't touch the basic environment setting as below
                     [expr { double($clk_period * 0.5) }]
     set input_max
                     [expr { double($clk_period * 0.1) }]
     set input_min
10
     set output_max [expr { double($clk_period * 0.5) }]
     set output_min [expr { double($clk_period * 0.1) }]
11
12
13
14
     # Setting Clock Constraints
15
16
     create_clock -name CLK -period $clk_period
                                                  [get_ports CLK]
17
18
     set_clock_uncertainty -rise_from [get_clocks CLK] -rise_to [get_clocks CLK] 0.02
     set_clock_uncertainty -rise_from [get_clocks CLK] -fall_to [get_clocks CLK] 0.02
19
20
     set_clock_uncertainty -fall_from [get_clocks CLK] -rise_to [get_clocks CLK] 0.02
21
22
     set_clock_uncertainty -fall_from [get_clocks CLK] -fall_to [get_clocks CLK] 0.02
23
24
     # Setting Design Environment
25
26
27
     set_input_delay -clock CLK -max $input_max [remove_from_collection [all_inputs] [get_ports CLK]]
     set_input_delay -clock CLK -min \[ input_min [remove_from_collection [all_inputs] [get_ports CLK] ]
28
29
     30
     set_output_delay -clock CLK -min $output_min [all_outputs]
```




tb_Laser.sv

You can only modify those red boxes in "tb_Laser.sv"



Criteria

- Output within a specified time limit
 - → The maximum number of calculation cycles for each test pattern is 50,000 cycles.
 - → If the DONE signal is not raised within this time, the testbench will automatically capture the content of C1X, C1Y, C2X, C2Y at that time as the output.






- Simulation result
 - → Pass -> Cover total = 170 (Summation of cover number in pattern1~6)

```
Simulation Start
            ======= PATTERN img1.pattern ====================
 --- Get Return: C1 ( 4.10).C2 (11.12) ----
---- cover = 30, optimum = 30
---- Used Cycle:
                    6605 ----
--- Get Return: C1(5.11).C2(11.6) ----
---- cover = 28, optimum = 28
                    == PATTERN img3.pattern ==
 -- Used Cvcle:
--- Get Return: C1(5,10),C2(10, 5) ----
                                                                      Every cover number in
  -- cover = 29, optimum = 29
                                                                      pattern 1~6 will be
---- Used Cycle:
---- Get Return: C1( 4, 9), C2(10, 5) ----
                                                                      printed on the
  -- cover = 30, optimum =
             ======== PATTERN img5.pattern =
                                                                     transcript
---- Used Cycle:
                     6605 ----
  -- Get Return: C1(10,11),C2(2,11) ----
  -- cover = 23, optimum = 23
    -- Used Cycle:
                    4554 ----
---- Get Return: C1( 9, 9),C2(13, 2) ----
---- cover = 30, optimum = 30
                             !!!!!!! The "CYCLE" in your tb Laser.sv file must be set to
Your clock period: 12.33 ns
                             match the "clk period" in your Laser.sdc file !!!!!!!
    Finish Simulation
    RUN CYCLE = 36685
```



Criteria

- Simulation result
 - → Failed -> Cover total < 170



timescale 1ns/10ps





- Simulation result
 - → Failed
 - There should be no setup time/hold time violation in your gate-level simulation, as shown in the figure below.

```
Time: 2505998110 ps Iteration: 0 Instance: /tb Laser/UUT/\acc dot[0]
 Error: /build/swbuild/SJ/nightly/17.1std/590/164/work/modelsim/eda/sim lib/altera primitives.v(294): $hold( posedge clk &&& reset:2506588077 ps, ena:2506588122 ps, 186 ps );
  Time: 2506588122 ps Iteration: 0 Instance: /tb Laser/UUT/\acc dot[3]
 Error: /build/swbuild/SJ/nightly/17.1std/590/164/work/modelsim/eda/sim_lib/altera_primitives.v(294): $hold( posedge clk &&& reset:2506588077 ps, ena:2506588122 ps, 186 ps );
  Time: 2506588122 ps Iteration: 0 Instance: /tb_Laser/UUT/\acc_dot[0]
 Error: /build/swbuild/SJ/nightly/17.1std/590/164/work/modelsim/eda/sim_lib/altera_primitives.v(294): $hold( posedge clk &&& reset:2506588078 ps, ena:2506588248 ps, 186 ps );
  Time: 2506588248 ps Iteration: 0 Instance: /tb Laser/UUT/\acc dot[5]
 Error: /build/swbuild/SJ/nightly/17.1std/590/164/work/modelsim/eda/sim_lib/altera primitives.v(294): $hold( posedge clk &&& reset:2506588078 ps, ena:2506588248 ps, 186 ps);
  Time: 2506588248 ps Iteration: 0 Instance: /tb Laser/UUT/\acc dot[4]
** Error: /build/swbuild/SJ/nightly/17.1std/590/164/work/modelsim/eda/sim lib/altera primitives.v(294): Shold( posedge clk &&& reset:2506588078 ps, ena:2506588248 ps, 186 ps );
  Time: 2506588248 ps Iteration: 0 Instance: /tb Laser/UUT/\acc dot[2]
  Error: /build/swbuild/SJ/nightly/17.1std/590/164/work/modelsim/eda/sim lib/altera primitives.v(294): $hold( posedge clk &&& reset:2506588078 ps, ena:2506588248 ps, 186 ps);
  Time: 2506588248 ps Iteration: 0 Instance: /tb Laser/UUT/\acc dot[1]
 Error: /build/swbuild/SJ/nightly/17.1std/590/164/work/modelsim/eda/sim_lib/altera_primitives.v(294): Shold( posedge clk &&& reset:2506808077 ps, ena:2506808248 ps, 186 ps );
  Time: 2506808248 ps Iteration: 0 Instance: /tb Laser/UUT/\acc dot[0]
* Error: /build/swbuild/SJ/nightly/17.1std/590/164/work/modelsim/eda/sim lib/altera primitives.v(294): $hold( posedge clk &&& reset:2506808077 ps, ena:2506808248 ps, 186 ps );
```


```
$hold( posedge clk &&& reset:2506588077 ps, ena:2506588122 ps, 186 ps);
$hold( posedge clk &&& reset:2506588078 ps, ena:2506588248 ps, 186 ps);
$hold( posedge clk &&& reset:2506588078 ps, ena:2506588248 ps, 186 ps);
$hold( posedge clk &&& reset:2506588078 ps, ena:2506588248 ps, 186 ps);
$hold( posedge clk &&& reset:2506588078 ps, ena:2506588248 ps, 186 ps);
$hold( posedge clk &&& reset:2506588078 ps, ena:2506588248 ps, 186 ps);
$hold( posedge clk &&& reset:2506808077 ps, ena:2506808248 ps, 186 ps);
$hold( posedge clk &&& reset:2506808077 ps, ena:2506808248 ps, 186 ps);
```





- Score Part1(65%)
 - → Your designs will be categorized into seven levels, namely Class A ~ Class G.
 - Class A (65 points)
 - Cover total = 170/170 (RTL & Gate-level simulation)
 - > RUN CYCLE < **50,000**
 - Class B (55 points)
 - Cover total = 170/170 (RTL & Gate-level simulation)
 - > RUN CYCLE : 50,000 ~ 100,000
 - Class C (45 points)
 - Cover total = 170/170 (RTL & Gate-level simulation)
 - > RUN CYCLE : 100,000 ~ 150,000
 - Class D (35 points)
 - Cover total = 170/170 (RTL & Gate-level simulation)
 - > RUN CYCLE : 150,000 ~ 200,000
 - Class E (25 points)
 - Cover total = 170/170 (RTL & Gate-level simulation)
 - > RUN CYCLE > 200,000
 - Class F (15 points)
 - Cover total: (160 ~ 169)/170 (RTL & Gate-level simulation)
 - Class G (5 points)
 - Cover total: (< 160)/170 (RTL & Gate-level simulation)</p>

No part of this teaching material may be redistributed in any form without written permission from Prof. Lih-Yih Chiou NCKU LPHP Lab, Taiwan





- Score Part2(25%)
 - → PA (Performance & Area) Ranking.
 - → This 25 points need Gate-Level all pass (Cover total = 170) to attend the PA Ranking.
 - → We will multiply "RUN TIME" by "Total logic elements" as the sorting index. The top 1st to 4th will receive 25 points, the 5th to 8th will receive 24 points, and so on (The score will decrease by one point for every four people). From the 96th to the 99th, only 1 point will be awarded, while those ranked 100th or later will receive 0 points.



Successful - Sat Apr 27 23:46:45 2024 17.1.0 Build 590 10/25/2017 SJ Lite Edition Ouartus Prime Version Revision Name Top-level Entity Name Laser Family Cyclone IV E Device EP4CE115F29C7 Timing Models 678 / 114,480 (< 1 %) Total logic elements Total registers 417 Total pins 28 / 529 (5 %) Total virtual pins Total memory bits 0 / 3,981,312 (0 %) Embedded Multiplier 9-bit elements 0 / 532 (0%) Total PLLs 0/4(0%)





- □ Score Part2(25%)
 - → Please update your PA every time you upload your code!!!




Lab8 (Laser) Performance & Area google form link

→ You can check your PA from the excel link



Lab8 (Laser) Performance & Area excel report link





Score – Part3(10%)

- Report
 - ◆ Performance & Area table (1%)
 - ◆ RTL & Gate-level simulation result on the terminal. (1%)
 - Draw the flowchart for your Finite State Machine (FSM). (1%)
 - ◆ Explain how your design works? (1%)
 - What is your strategy to get a batter Performance? (1%)
 - Screenshot from Quartus
 - ➤ flow summery (1%)
 - worst-case timing paths (1%)
 - Schematic view of the design netlist (1%)
 - ➤ Fmax summary (1%)
 - Lesson learned from this Lab. (1%)



Criteria

```
Loading instances from Laser 7 1200mv 85c v slow.sdo
Loading altera ver.PRIM GDFF LOW
Loading timing data from Laser 7 1200mv 85c v slow.sdo
** Note: (vsim-3587) SDF Backannotation Successfully Completed.
   Time: 0 ps Iteration: 0 Instance: /tb Laser File: E:/HDL course prepare/Lab8 Laser QuartusProj/tb Laser.sv
add wave *
view structure
                                                         You should prove this screenshot is
.main pane.structure.interior.cs.body.struct
                                             Gate-Level simulation & run in the same corner case
.main pane.objects.interior.cs.body.tree
---- Used Cycle:
---- Get Return: C1(4,10),C2(11,12) ----
---- cover = 30, optimum = 30
---- Get Return: C1(5,11),C2(11, 6) ----
 ---- cover = 28, optimum = 28
---- Used Cycle:
---- Get Return: C1(5,10),C2(10, 5) ----
---- cover = 29, optimum = 29
                     == PATTERN img4.pattern ===
 ---- Get Return: C1( 4, 9),C2(10, 5) ----
                                                     Laser.sdc
                                                                                                   tb Laser.sv
 ---- cover = 30, optimum =
                                               66 (計算 ] 图 图 图
                                                                                              | 🛗 🏗 | 🏗 🏗 | 🏲 👚
 ---- Used Cycle:
                                                 # operating conditions an
                                                                                                  timescale 1ns/10ps
---- Get Return: C1(10,11),C2(2,11) ----
  -- cover = 23, optimum =
                                                                                                  define CYCLE 12.33 /
                                               set clk period 12.33
                                                                                                  define MAX_CYCLE_PER_F
---- Get Return: C1(9, 9), C2(13, 2) --
---- cover = 30, optimum = 30
                                             !!!!!!! The "CYCLE" in your tb Laser.sv file must be set to
Your clock period: 12.33 ns
                                             match the "clk_period" in your Laser.sdc file !!!!!!!
     RUN TIME = 452326 \text{ ns}
     Cover total = 170/170
```





Lab8 Requirement & file format


- You must finish Laser.v/.sv and pass all patterns
- ☐ For Lab8, you need to submit
 - Laser.v / Laser.sv
 - → Laser.sdc
 - tb_Laser.sv
 - StudentID_Lab8.pdf
- Deadline:2024/05/09 08:59 a.m. (No late submission)



LPHPLMB VLSI Design LAB

Lab8 Requirement & file format

☐ File format



project report

StudentID_Lab8.pdf



Requirement & file format

- Friendly reminder
 - Please complete the assignment by your own, discussion with peers is recommended, but do not cheat.
 - Warning! Any dishonesty found will result in zero grade.
 - Warning! Designing responses tailored to the golden files will result in zero grade.
 - Warning! Any late submission will also receive zero.
 - Warning! Please make sure that your code can be compiled in Modelsim &
 Quartus, any dead body that we cannot compile will also receive zero.
 - Warning! Please submit your work according to the specified file format, making sure not to include any unnecessary files. Any unnecessary file found, will lead to 10% deduction from the overall score.
 - Please start this project As Soon As Possible, Quartus synthesize & Gate Level simulation will take you a lot of time.
 - A bad coding style may cause your Gate Level simulation unsuccessful!!!
 - There should be no setup time/hold time violation in your gate-level simulation.

Requirement & file format

- Friendly reminder
 - ☐ Table of contents should not have any red symbol.

Table of Contents Flow Summary Flow Settings Flow Non-Default Global Settings Flow Elapsed Time Flow OS Summary Flow Log Analysis & Synthesis Fitter Assembler TimeQuest Timing Analyzer Flow Messages Flow Suppressed Messages

Table of Contents			
■ Flow Summary			
■ Flow Settings			
■ Flow Non-Default Global Settings			
■ Flow Elapsed Time			
■ Flow OS Summary			
■ Flow Log			
> Analysis & Synthesis			
> Fitter			
> ■ Assembler			
> TimeQuest Timing Analyzer			
> EDA Netlist Writer			
Flow Messages			
Flow Suppressed Messages			







Thanks for listening

