


#### **FUNCTION UNITS**

ALU, DIVIDER, MULTIPLIER







#### Latencies, pipelined/non-pipelined

- ALU is combinational (one-clock operation, one-clock latency)
- Divider is combinational (six-clock operation, seven-clock latency)
- Multiplier is pipelined (four-clock operation, four-clock latency)

## ALU

SLIDES AREN'T MADE

### DIVIDER

## Divider (Combinational six-clock operation)

16-bit combinational division


6-clocks time is allowed


## A simplified div instruction div \$Rd, \$Rs, \$Rt


16-bit dividend => \$Rs(15:0) 16-bit divisor=> \$Rt(15:0)

16-bit Remainder => \$Rd(31:15) 16-bit Quotient => \$Rd(15:0)

# Combinational division (divider\_core)









#### Combinational for-loop

```
for i in 0 to 15 loop
    Remain := Remain(14 downto 0) & Dvd(15 - i);
    IF ( unsigned(Remain) >= unsigned(Dvr) ) THEN
          Remain := unsigned(Remain) - unsigned(Dvr);
          Quo(15 - i) := '1';
    ELSE
          Quo(15 - i) := '0';
    END IF:
end loop;
```




Total 6 clocks for the divider to finish.

#### divider.vhd and divider\_core.vhd




#### divider.vhd (the wrapper)



#### divider.vhd (the wrapper)

Selective flushing of the on-going division, if this divide instruction is younger to the mis-predicted instruction on the CDB


# YOUNGER = Farther from the TAG (RobTag) TOP of ROB VALID TAG






5 hit

#### Selective flushing



#### Selective flushing



#### Div\_ExeRdy (= rfd = ready for division)

- Currently a flipflop is used to record and convey the rest of the system, if the divider is ready to accept another division. (perhaps it can be done combinationally)
- rfd is set (on the next clock edge) if none of the V(0) to V(4) is a '1' (or even if it is 1, the div instr. is being flushed). V(5) = '1' is not included to gain one clock.

#### Selective flushing

issue unit is trying to issue. rfd='0'.
Rut donth from
O O ROB TOP is HIGER than the
ROB Top is HIGER than the Clipth of the mispredicted branch.  Hence make valid (0) a zero.
2
3 D FOCUS On
4 what the receiving FF
5 Should get!

## MULTIPLIER

#### Multiplier (4-stage pipelined, 4-clock operation, 3-stage registers)

# 16x16 multiplication producing 32-bit product

Product
$$P[31:0] = M[15:0] * Q[15:0]$$

$$V_{S}$$


Linear cascade of

15-stages of CSAs


followed by

a CPA stage

8x8 multiplication




#### 4x4 multiplier Three 3-bit CSAs and one 3-bit CPA





4x4 multiplier Three 3-bit CSAs and one 3-bit CPA
15 15-bit CSAs One 15-bit CPA

PIS - PI, 3 x 5 CPA Stage 3 stages 5CSAin a stage producing 5 prod bits Use a for loop for cooling 3 Sums j = 1 to 3 3 carries j = 1 to 3



#### jth CSA in ith row





#### Code segment

```
mult stage1 comb: process (m A, q A)
variable s_v_A : std_logic_vector (15 downto 0); -- sum input. -- note s v A is 16 bits where as s A signal is 15 }
variable pp v A : std logic vector (15 downto 1); -- partial product for stage 1.
variable c v A : std logic vector (15 downto 1); -- carry input.
begin
  c v A(15 downto 1) := "000000000000000"; -- carry input for stage 1 is 0.
  s v A(15 downto 0) := (m A(15) and q A(0)) & (m A(14) and q A(0)) & (m A(13) and q A(0)) &
                        (m A(12) \text{ and } q A(0)) \& (m A(11) \text{ and } q A(0)) \& (m A(10) \text{ and } q A(0)) \&
                         (m A(9) and q A(0)) & (m A(8) and q A(0)) & (m A(7) and q A(0)) &
                         (m A(6) \text{ and } q A(0)) \& (m A(5) \text{ and } q A(0)) \& (m A(4) \text{ and } q A(0)) &
                         (m A(3) \text{ and } q A(0)) \& (m A(2) \text{ and } q A(0)) \& (m A(1) \text{ and } q A(0)) \& (m A(0) \text{ and } q A(0));
  PA 5 to O(0) \ll s vA(0); -- the lowest partial product retires as product outputs 0th bit.
  for i in 1 to 5 loop -- this loop instantiates 5 stages of the 15-bit CSA stages in the 16x16 multiplication.
      for j in 1 to 15 loop -- this loop makes one 15-bit CSA (one row of Full-Adder boxes)
        pp \ V \ A(j) := q \ A(i) \ and m \ A(j-1);
        s \vee A(j-1) := s \vee A(j) \times c \vee A(j) \times c \times A(j);
        c \vee A(j) := (s \vee A(j) \text{ and } c \vee A(j)) \text{ or } (c \vee A(j) \text{ and } pp \vee A(j)) \text{ or } (s \vee A(j) \text{ and } pp \vee A(j));
     end loop;
     P A 5 to 0(i) \le s v A(0);
     s \ v \ A(15) := m \ A(15) \ and \ q \ A(i);
  end loop:
  s A out <= s v A(15 downto 1); -- note s v A is 16 bits where as s A signal is 15 bits
  c A out <= c v A;
 end process mult stage1 comb;
```