

feng_ye likes this.



RIP-Felix
Senior Member

PS3 POWER CONTROL TOPOLOGY

(Part 1: UVLO Circuit)

How this all started:

LSL said: ↑

These ICs detects a power fail from CELL or RSX in which pin? pins 5 and 11?

When I met @marciolsf whe started do capture some signals. I captured signal of pins:

- 5 (VFFB)
- 7 (POWERGOOD)
- 8 (DRVON)
- 18 (Gate 4)
- 20 (Gate 2)

[Click to expand...](#)

Can I just say, this post completely flew past me when I first read it! After countless hours of watching videos and reading the datasheets of the PWM controller and DC/DC converter this is finally beginning to make sense. The 1002 error was correctly characterized way before I did it, and more completely. Props to you guys!

I think I have an explanation for why SONY has 1002 labeled "RSX VRAM Power Fail." I think they meant to type "RSX VRM Power Fail." I mean, that makes A LOT more sense! VRM is more encompassing than "no drive signal," which is a symptom not the cause. So it would cover a broader spectrum of potential causes. And they have this section on the service manual labeled "VRM for RSX (2Phases)." I'm pretty sure that's just a typo.

Introduction to Buck Converter Features: UVLO, Ena...




Under Voltage Lockout (UVLO) circuit:

Consists of the Enable and V input to the controller. Enable is controlled by the SYSCON directly. The controller will refuse to work if it's input voltage is not sufficient. Now these controllers are powered directly off 12v_Main which is supplied by the PSU. There isn't much conditioning before it gets there. So a bad PSU could trigger an UVLO. I suspect this is the cause of some 1001 errors.

Both PWRGD and Drive need to be high to enable the buck converters that power the PS3's processors. With that in mind, lets dig back into those oscilloscope measurements.


First thing I notice is that the Drive pin is low when it should be high (blue = Bad RSX tokens | WHT = Good Tokens):



The controller's drive signal tells the buck converters to switch on and power the processor. It does so through an AND Gate, but only when both PWRGD and Drive signals are present!

This gives us a new thing to test. If Drive and PWRGD are high on the input side of that AND gate (IC6107/IC6204 for CPU/RSX VRM respectively), then output should be high! Check it has all the correct voltages. Replace if not.

PWRGD is also interesting (Blue = Bad Tokins | WHT = Good Tokins)...



PWRGD (AKA reset) notifies the system when voltage falls out of regulation. It has protection built in that prevents false triggering due to voltage spikes/noise from transient loads. So PWRGD "shouldn't" go low without cause.

Spoiler: Testing PG Signal on ATX PSU

...Power Good is usually sent 100-500ms after power is switched on. Someone will need to double check this reasoning, but I gather the SYSCON is timing how long it takes for the PWRGD signal to arrive after the Power Control line is enabled. When the SYSCON enables the Power Control Line, enable signals travel across the board to many subsystem controllers, initializing main system voltages, VRM, etc. There is a proper amount of time that needs to elapse before the SYSCON begins to worry. If the time between the Power control line enable signal and Power Good signals coming back to the SYSCON from across the board are too short or long, it get's mad, takes control of the situation, and waits ominously for you to figure out how to resolve the issue.

By way of analogy:

The Lost World: Jurassic Park (2/1...



- Jeff Goldbloom = Enable Signal
- Infant = Hardware issue
- The Trailer = A busy Controller trying to resolve the issue...
- Mommy = SYSCON

I think the time delay is needed to account for Softstart (SS = Pin6), which limits inrush currents. It's set using C6208 (0.1uF) according to the equations presented

Without a proper delay the SYSCON assumes something is wrong, triggers an error code, and shuts off the console. @DeadEnd found that out when he injected 3.3V into PWRGD (power good) of IC6103 (CPU Buck controller). It generated error 20 1001 and 20 3010. So, I think we can now conclude definitively 1001 is related to the CPU VRM, and that 3010 can be interpreted as "PWRGD signal time too short," since it would have been a 0ms delay if powered externally.

Spoiler: Side note

I wonder if @DeadEnd could have used an RC circuit with a 100ms time constant, long enough to delay the rise time by the required amount. He would just need to tie it to a switched power line so it got voltage when the system powered on, then the RC would delay the rise time and perhaps create the delay necessary to trick the SYSCON that PWRGD was present.

Speculation:

That jagged startup to the PWRGD signal has higher amplitude (bigger/wider peaks) in the console with bad tokins. I wonder if that is used to gauge the extent of the ripple. Say it's higher than half the final 3.3v PWRGD signal, maybe that over the threshold for triggering a 1002. Say it's more than 75%, then maybe it's over the threshold for triggering 3004. Of course it could be 25% and 50% respectively, IDK. It's just a hypothesis, but it makes sense there would be some mechanism for generating a standard voltage ripple/noise pulse during the check. I'm wondering if that's what those spikes are before PWRGD goes high.

That's enough to digest for now.

To be continued...

Dec 6, 2021 Report

Like + Quote Reply

sandungas likes this.

1,273 more messages...

