



# **CAD ASSIGNMENT 3**

**EE476 DIGITAL INTEGRATED CIRCUIT DESIGN**

**Contributor: Gaohong Liu**

**Instructor: Visvesh Sathe, Naveen John**

**University of Washington**


**Department of Electrical Engineering**

# TABLE OF CONTENTS


<b>TABLE OF CONTENTS</b>	<b>2</b>
<b>PART 7: Additional Questions</b>	<b>3</b>
<b>RING_OSC SCHEMATIC</b>	<b>3</b>
<b>RING_OSC LAYOUT</b>	<b>4</b>
<b>RING_OSC _2X SCHEMATIC</b>	<b>5</b>

## PART 7: Additional Questions


### RING\_OSC SCHEMATIC



## RING\_OSC LAYOUT



## RING\_OSC\_2X SCHEMATIC



The reason that ring\_osc and ring\_osc\_2x are similar is that the time constant does not change. When you double the width, the resistance decrease, but capacitance increase, and the proportion are same, so time constant does not change, and then they will have similar curve.

The reason that all three graphs are linear is that the vdd is linearly related to rise time and fall time, so the curve will linearly related to rise time and fall time.