Jason Ho

chekfung.github.io/portfolio

☑ jasonchekfungho@gmail.com

O chekfung

401-965-7728

EDUCATION

University of Texas at Austin

Austin, TX

Ph.D. in Electrical and Computer Engineering (Computer Architecture), GPA: 3.95

August 2022 - Current

- Mixed-signal neuromorphic architectures for deep learning under Dr. Andreas Gerstlauer
- o Relevant Coursework: Accelerator Design, Low-Power Design, Parallel Computer Architecture, ML for Systems

Brown University

Providence, RI

Sc.B. with Honors in Computer Engineering, GPA: 3.96

September 2018 - May 2022

- o Thesis: Tools for Understanding Computational Behaviors of Bacterial Biofilms, supervised by Dr. Sherief Reda
- o Relevant Coursework: VLSI Design, Digital Signal Processing, Operating Systems

EXPERIENCE

University of Texas at Austin

Austin, TX

Graduate Researcher

August 2022 - Current

- Investigating machine learning-based surrogate models of analog compute blocks such as spiking neurons and cross-bar multipliers in large-scale mixed-signal simulators with energy and performance annotation
- Authored paper: J. Ho, J. Boyle, A. Gerstlauer, "LASGNA: Large-scale Analog Surrogate Modeling for General Neuro-morphic Architectures", 2024. (under review)
- Researching co-design strategies for hybrid analog-digital neuromorphic computing systems to combine analog energy efficiency with digital scalability

AMD Austin, TX

Power and Performance Lead/Architect Intern

May 2023 - August 2023

- Characterized power and performance for future APU and discrete GPU platforms, focusing on power allocation algorithms for GPU-bound benchmarks
- Developed and deployed an internal data analysis tool integrating Power BI and internal databases, achieving a 100x speedup in multi-phasic statistical analysis of benchmark logs

Seagate Technology Longmont, CO

VLSI Read Channel Design Engineering Intern

May 2021 - Aug 2021 | May 2022 - August 2022

- Designed and optimized RTL blocks to increase ECC correction throughput in hard drive read pipelines
- Developed UVM and VMM infrastructure to verify new ECC correction RTL blocks

Nabsys Providence, RI

FPGA Engineering Intern

June 2020 - September 2020

- o Developed and implemented two signal-processing algorithms for analyzing tagged DNA data in genome sequencing
- o Optimized FPGA design, reducing tile size by 50% and increasing throughput by 16x, enabling streaming from 128 sensors

PROJECTS

CNN FPGA Hardware Accelerator

September 2022 - December 2022

- Designed and deployed a CNN accelerator with two team members on AWS FPGAs using blocking systolic matrix multipliers with Xilinx Vitis HLS tools
- o Reduced parameter size by 75% using custom fixed-point 8-bit values with minimal impact on test accuracy

Super-Resolution Impedance Imaging

September 2021 - June 2022

- Developed super-resolution techniques for impedance tomography on a custom imaging and stimulation platform designed for oscillatory computing system exploration
- Co-authored paper: K. Hu, J. Ho and J. K. Rosenstein, "Super-Resolution Electrochemical Impedance Imaging with a 512 × 256 CMOS Sensor Array," in IEEE Transactions on Biomedical Circuits and Systems, 2022.

SKILLS

- **Programming**: Verilog, SystemVerilog, C, C++, Python, PyTorch
- o Tools: Matlab, Innovus, ModelSim, HSPICE, Gem5