Q.46 In the circuit shown below, a positive edge-triggered D flip-flop is used for sampling input data D_{in} using clock CK.The XOR gate outputs 3.3 volts for logic HIGH and 0 volts for logic LOW levels.The data bit and clock periods are equal and the value of $\Delta T/T_{ck}=0.15$,where the parameters ΔT and $T_c k$ are shown in the figure.Assume that the Flip and the XOR gate are ideal.

