2025 Digital IC Design Homework 5

NAME 曾立呈							
Student ID	E94121038						
Simulation Result							
Functional Pre-Layout							
r unctional Pas simulation		S		simulation	Pass		
[PASS] Pattern 8: area = 01066					======================================		
Running pattern 9					Running pattern 9		
[PASS] Pattern 9: area = 15e7a					[PASS] Pattern 9: area = 15e7a		
All 10 patterns passed!				All 10 patterns passed!			
Cycle: 1589				Cycle: 1589			
** Note: @finish : D:/university/0_dic/hw5/file/testfixtur Time: 36229200 ps Iteration: 0 Instance: /testfixture				sv(83) ** Note: \$finish : D:/university/0_dic/hw5/file/testfixture.sv(83) Time: 32574500 ps Iteration: 0 Instance: /testfixture			
Time: 323/4000 US IDELATION: 0 Instance: /testlixture							
Synthesis Result							
Total logic elements 2761							
Total memory bits				0			
Total registers				388			
Embedded multiplier 9-bit elements				4			
Clock period (ns)				20.5			
Total Cycle used			1589				
Flow Status			Succ	Successful - Sun Jun 22 17:44:13 2025			
Quartus Prime Version			20.1.1 Build 720 11/11/2020 SJ Lite Edition				
Revision Name			МСН				
Top-level Entity Name			MCH				
Family			Cyclone IV E				
Device			EP4CE55F23A7				
Timing Models			Final				
Total logic elements			2,76	2,761 / 55,856 (5 %)			
Total registers			388	388			
Total pins			36 /	36 / 325 (11 %)			
Total virtual pir				0			
			0/2	0 / 2,396,160 (0 %)			
·			4/3	4 / 308 (1 %)			
Total PLLs 0				/4(0%)			
Description of your design							

