2025 Digital IC Design Homework 4

				esign fromework i						
NAME	曾立	呈								
Student ID	Student ID E94121038									
ATCONV Simulation Result										
Functional simulation		Dana		Pre-Layout	Dana					
		Pass		simulation	Pass					
Congratulations! Layer 0 data have been generated successfully! The result is FA Congratulations! Layer 1 data have been generated successfully! The result is FA terminate at 46005 cycle "* Note: Ofinish : D:/university/0_dic/hw4/file/ATCONY/testfixture.sv(224) Time: 2304250 ns Iteration: 0 Instance: /testfixture				Congratulations! Layer 0 data have been genera Congratulations! Layer 1 data have been genera terminate at 46085 cycle ***Note: Ofinish : D:/university/0_dic/hw4/ Time: 2304259352 ps Iteration: 0 Instance	ted successfully! The result is PASS!! ted successfully! The result is PASS!! file/ATCOMY/testfixture.sv(224)					
System Simulation Result										
Functional simulation		Pass		Pre-Layout simulation	Pass					
Congratulations! Layer 0 data have been generated successfully! The result is Congratulations! Layer 1 data have been generated successfully! The result is terminate at 46005 cycle *** Mote: offinish : D:/university/0_dio//bw4/file/System/testfixture.sv(228) Time: 2304250 ns Iteration: 0 Instance: /testfixture				•						
				# ** Note: Sinish : D:/university/O_dic/hW4. # Time: 2304257145 ps Iteration: 0 Instance	file/System/Cestixture.sv(228) : /testfixture					
		ATCON	V Sy	** Note: Sinish : D:/university/0_dic/h4. * Time: 2304257145 ps Iteration: 0 Instance	file/System/Cestixture.sv(228) :/testfixture					
Total logic ele	ements		V Sy 288	nthesis Result	file/System/Cestixture.sv(228)					
Total logic ele Total memory			1	nthesis Result	file/System/Cestixture.sv(228)					
	bits		288	nthesis Result	file/System/Cestixture.sv(228)					
Total memory	y bits		288	nthesis Result	file/System/Cestixture.sv(228) : /testfixture					

Flow Status Successful - Sat May 31 04:30:07 2025

Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition

Revision Name ATCONV
Top-level Entity Name ATCONV
Family Cyclone IV E
Device EP4CE55F23A7

Timing Models Final

Total logic elements 288 / 55,856 (< 1 %)

Total registers 91

Total pins 124 / 325 (38 %)

Total virtual pins

Total memory bits 0/2,396,160 (0%)Embedded Multiplier 9-bit elements 2/308 (<1%)Total PLLs 0/4 (0%)

System Synthesis Result

J 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2					
Total logic elements	438				
Total memory bits	0				
Total registers	101				
Embedded multiplier 9-bit	2				
elements					
Total Cycle used	46085				

Flow Status Successful - Sat May 31 04:45:55 2025

Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition

Revision Name top
Top-level Entity Name top

Family Cyclone IV E
Device EP4CE55F23A7

Timing Models Final

Total logic elements 438 / 55,856 (< 1 %)

Total registers 101

Total pins 124 / 325 (38 %)

Total virtual pins 0

Total memory bits 0 / 2,396,160 (0 %)

Embedded Multiplier 9-bit elements 2 / 308 (< 1 %)

Total PLLs 0 / 4 (0 %)

Description of your design

