

2025 Digital IC Design Homework 5

NAME	曾立呈																														
Student ID	E94121038																														
Simulation Result																															
Functional simulation	Pass	Pre-Layout simulation	Pass																												
<pre>===== Running pattern 8 ===== [PASS] Pattern 8: area = 01066 ===== Running pattern 9 ===== [PASS] Pattern 9: area = 15e7a ===== RESULT ===== All 10 patterns passed! Cycle: 1589 ** Note: \$finish : D:/university/0_dic/hw5/file/testfixture.sv(83) Time: 36229200 ps Iteration: 0 Instance: /testfixture</pre>		<pre>===== Running pattern 8 ===== [PASS] Pattern 8: area = 01066 ===== Running pattern 9 ===== [PASS] Pattern 9: area = 15e7a ===== RESULT ===== All 10 patterns passed! Cycle: 1589 ** Note: \$finish : D:/university/0_dic/hw5/file/testfixture.sv(83) Time: 32574500 ps Iteration: 0 Instance: /testfixture</pre>																													
Synthesis Result																															
Total logic elements	2761																														
Total memory bits	0																														
Total registers	388																														
Embedded multiplier 9-bit elements	4																														
Clock period (ns)	20.5																														
Total Cycle used	1589																														
<table><tr><td>Flow Status</td><td>Successful - Sun Jun 22 17:44:13 2025</td></tr><tr><td>Quartus Prime Version</td><td>20.1.1 Build 720 11/11/2020 SJ Lite Edition</td></tr><tr><td>Revision Name</td><td>MCH</td></tr><tr><td>Top-level Entity Name</td><td>MCH</td></tr><tr><td>Family</td><td>Cyclone IV E</td></tr><tr><td>Device</td><td>EP4CE55F23A7</td></tr><tr><td>Timing Models</td><td>Final</td></tr><tr><td>Total logic elements</td><td>2,761 / 55,856 (5 %)</td></tr><tr><td>Total registers</td><td>388</td></tr><tr><td>Total pins</td><td>36 / 325 (11 %)</td></tr><tr><td>Total virtual pins</td><td>0</td></tr><tr><td>Total memory bits</td><td>0 / 2,396,160 (0 %)</td></tr><tr><td>Embedded Multiplier 9-bit elements</td><td>4 / 308 (1 %)</td></tr><tr><td>Total PLLs</td><td>0 / 4 (0 %)</td></tr></table>				Flow Status	Successful - Sun Jun 22 17:44:13 2025	Quartus Prime Version	20.1.1 Build 720 11/11/2020 SJ Lite Edition	Revision Name	MCH	Top-level Entity Name	MCH	Family	Cyclone IV E	Device	EP4CE55F23A7	Timing Models	Final	Total logic elements	2,761 / 55,856 (5 %)	Total registers	388	Total pins	36 / 325 (11 %)	Total virtual pins	0	Total memory bits	0 / 2,396,160 (0 %)	Embedded Multiplier 9-bit elements	4 / 308 (1 %)	Total PLLs	0 / 4 (0 %)
Flow Status	Successful - Sun Jun 22 17:44:13 2025																														
Quartus Prime Version	20.1.1 Build 720 11/11/2020 SJ Lite Edition																														
Revision Name	MCH																														
Top-level Entity Name	MCH																														
Family	Cyclone IV E																														
Device	EP4CE55F23A7																														
Timing Models	Final																														
Total logic elements	2,761 / 55,856 (5 %)																														
Total registers	388																														
Total pins	36 / 325 (11 %)																														
Total virtual pins	0																														
Total memory bits	0 / 2,396,160 (0 %)																														
Embedded Multiplier 9-bit elements	4 / 308 (1 %)																														
Total PLLs	0 / 4 (0 %)																														
Description of your design																															

Read: (count)

讀資料，跟 $X/Y_{reg}[0]$ 比較，若 $Y_{reg}[0] > Y$
 $Y_{reg}[0] = 1$ & & $X_{reg}[0] > X$

若 $X/Y_{reg}[0] \leq X/Y$, $X/Y_{reg}[count] \leftarrow X/Y_{reg}[0]$

Sort: Insertion sort (ptr1, ptr2)

temp1/2 = $X/Y_{reg}[ptr1]$

if (ptr2 < 1)

ptr1 <= ptr1 + 1;

ptr2 <= ptr1;

$X/Y_{reg}[ptr2+1] \leftarrow temp1/2$;

else if $((X_{reg}[ptr2] - X_{reg}[0]) \times (temp2 - X_{reg}[0]) > (temp1 - X_{reg}[0]) \times (Y_{reg}[ptr2] - Y_{reg}[0]))$ cp > 0

ptr1 <= ptr1 + 1;



ptr2 <= ptr1;

$X/Y_{reg}[ptr2+1] \leftarrow temp1/2$;

else

ptr2 <= ptr2 - 1

$X/Y_{reg}[ptr2+1] \leftarrow X/Y_{reg}[ptr2]$;



Delete: (check)

check = (check-0) x (1-check)
 逆序至 > 0 (正確順序)，若 < 0 則除點

if $((X_{reg}[check] - X_{reg}[check-1]) \times (Y_{reg}[check+1] - Y_{reg}[check]) > (X_{reg}[check+1] - X_{reg}[check]) \times (Y_{reg}[check] - Y_{reg}[check-1]))$

valid <= valid - 1;

for $i = check$; $i \leq valid - 1$; $i = i + 1$
 $X/Y_{reg}[check] \leftarrow X/Y_{reg}[check+1]$;

else check <= check + 1

Calculate: (counter)

area_reg <= area_reg + $(X_{reg}[counter] \times Y_{reg}[counter+1] - X_{reg}[counter+1] \times Y_{reg}[counter])$

area = area_reg

reg signed Cal_X1 Cal_X2 . Cal_Y1 . Cal_Y2

with signed cp = Cal_X1 * Cal_Y2 - Cal_X2 * Cal_Y1

