
2025 Digital IC Design Homework 3

NAME	NAME 曾立呈							
Student ID	Student ID E94121038							
Simulation Result								
Functional			Pass		Pre-Layout		Pass	
simulation					simulation		Pass	
Congratulations! All data have been generated succe Total use 1034 cycles to complete simulation. **Note: offinish : D:/university/0_dic/hw3/testfixture.sv(213) Time: 16560 ns Iteration: 0 Instance: /testfixture Congratulations! All data have been generated succe. Total use 1034 cycles to complete simulation. **Note: offinish : D:/university/0_dic/hw3/testfixture.sv(213) **Note: offinish : D:/university/0_dic/hw3/testfixture.sv(213) Time: 16560 ns Iteration: 0 Instance: /testfixture					Note: offinish Time: 14500025 p	Congratulations! All of Total use 1035 cycles : D:/university/0_dic/hvs Iteration: 0 Instance Congratulations! All	c:/testfixture data have been generated successfully to complete simulation.	
Synthesis Result								
Total logic elements					56			
Total memory bits				0				
Total registers				920				
Embedded multiplier 9-bit				152	2			
elements								
Flow Status Successfu				V E F23A7 5,856 5 (85 ,160 ((8%) %) 0%)			
Description of your design								



我會在 count == 4 or 5 時將 fft_valid 拉高,並在這時候將輸出得數值填到 fft dx 裡面。

在 count <= 5 時因為還在做上一輪的運算,所以先把下一輪的資料存在 temp 裡,在 temp 2 中 temp 4 中 temp 4 中 temp 4 中 temp 4 中 temp 6 中 temp 4 中 temp 6 中

ready 的目的是在避免第一輪就先輸出,因為第一輪時還沒有收到完整資料。