
## MIPS Load & Stores

# Today's lecture

- MIPS Load & Stores
  - Data Memory
  - Load and Store Instructions
  - Encoding
  - How are they implemented?

# State – the central concept of computing



# We need more space!

Registers

**Main Memory** 

Fast

Synchronous Not always synchronous

Small (32x32 bits) Large (2<sup>32</sup>B)

Expensive Cheap-ish

# Harvard Architecture stores programs and data in *separate* memories


#### **Instruction memory:**

- Contains instructions to execute
- Treat as read-only

#### **Data memory:**

- Contains the data of the program
- Can be read/written

#### Data Memory is byte-addressable with $2^{32}$ bytes




word_we	byte_we	Operation	
0	0	Read (Load)	DATA_OUT = M[ADDR]
0	1	Write (Store) byte in ADDR	$M[ADDR] = DATA_IN[7:0]$
1	0	Write (Store) word in ADDR	$M[ADDR]^{\dagger} = DATA_IN[31:0]$

†(ADDR[1:0] must be word aligned)

# We can load or store bytes or words

Load Store lw SW Word R[rt] = M[ADDR][31:0]M[ADDR] = R[rs][31:0]lb R[rt] = SEXT(M[ADDR][7:0])sb Byte M[ADDR] = R[rs][7:0]lbu R[rt] = ZEXT(M[ADDR][7:0])

# Indexed addressing derives ADDR from a base "pointer" register and a constant




# Load word (1w) is Little Endian

\$12, 0(\$3)

Register File • • • \$3 0x10010000 • • • • • • \$12 • • • • • •

lw

**Data Memory** 




# i clicker.

\$12, 0(\$3) **Data Memory** SW Register File a) 0xAA ... b) 0xBB 0x10010000 \$3 c) 0xCC 0x10010000 0x10010001 d) 0xDD • • • • • • 0x10010002 \$12 **OxAABBCCDD** 0x10010003 ... • • • • • •



**Data Memory** 





## iclicker.

lbu \$12, 1(\$3)

**Data Memory** 

Register File






What data is loaded into the register?


- a) 0x0000F200
- b) 0x00000F2
- c) 0xFFFFF200
- d) 0xFFFFFFF2

# i clicker.

sb \$12, 2(\$3)

**Data Memory** 





#### **Convert C code into MIPS assembly**


```
int a = 10;
int b = 0;
void main() {
   b = a+7;
}
```

#### **Convert C code into MIPS assembly**

```
Data Memory
```

```
int a = 10;
int b = 0;
void main() { b: .word 0
   b = a + 7;
```

```
.data
a: .word 10
.text
main:
         $4, a
    la
```



## Which code finishes converting C code into MIPS assembly? iclicker.

Data Memory

```
int a = 10;
int b = 0;
void main()
   b = a + 7;
```

```
.data
 a: .word 10
b: .word 0
  .text
 main:
            $4 = 0x10010000
            $4, a
```

la

0x10010000 0x10010001 0x10010002 0x10010003 0x10010004 0x10010005 0x10010006 0x10010007

\$5, 0(\$4) lw \$5, \$5, 7 addi \$5, 0(\$4)

SW

### **Convert C code into MIPS assembly**

```
Data Memory
```

```
int a = 10;
int b = 0;
    a: .word 1
void main() {
    b = a+7;
}    .text
}
```

```
.data
a: .word 10
.text
main:
         $4, a
    la
    lw $5, 0($4)
    addi $5, $5, 7
         $5, 4($4)
    SW
```

0x10010000 0x10010001 0x10010002 0x10010003 0x10010004 0x10010005 0x10010006 0x10010007

## Loads and stores use the I-type format


lw, lb, lbu	base	source	offset
-------------------	------	--------	--------

op	rs	rt	address
6 bits	5 bits	5 bits	16 bits

SW,	base	dest	offset
sb			


# store implemented

sw \$5, 4(\$4)




# load word implemented

lw \$5, 4(\$4)



# load byte unsigned implemented

lbu \$5, 4(\$4)



# Full Machine Datapath – Lab 6

