

DRC Result

Verification Complete : 0 Viols.

*** End Verify DRC (CPU: 0:00:00.8 ELAPSED TIME: 1.00 MEM: 256.1M) ***

Verify Regular Connectivity Result

***** End: VERIFY CONNECTIVITY *****
Verification Complete : 0 Viols. 0 Wrngs.
(CPU Time: 0:00:00.1 MEM: 0.000M)

Analyze Floorplan

***** Analyze Floorplan *****
Die Area(um^2) : 6592.11
Core Area(um^2) : 2414.71
Chip Density (Counting Std Cells and MACROs and IOs): 36.630%
Core Density (Counting Std Cells and MACROs): 100.000%
Average utilization : 100.000%
Number of instance(s) : 10678
Number of Macro(s) : 0
Number of IO Pin(s) : 108
Number of Power Domain(s) : 0
***** Estimation Results *****

Testbench

Pass!!!!!!!!!!!!!!
-----The test result isCorrect -----

\$finish called from file "../00_TB/tb.v", line 84.
\$finish at simulation time 1110000
V C S S i m u l a t i o n R e p o r t
Time: 1110000 ps

Cycle Time: 10 ns