

1. Area Report & Timing Report

Number of ports:	108	
Number of nets:	5212	
Number of cells:	5043	
Number of combinational cells:	4812	
Number of sequential cells:	231	
Number of macros/black boxes:	0	
Number of buf/inv:	1144	
Number of references:	88	
Combinational area:	1425.133469	
Buf/Inv area:	199.584005	
Noncombinational area:	263.450890	
Macro/Black Box area:	0.000000	
Net Interconnect area:	undefined	(Wire load has zero net area)
Total cell area:	1688.584359	
Total area:	undefined	
U5083/ZN (CKND2BWP20P90)	0.03	10.06 r
U5295/ZN (A0I21D1BWP20P90)	0.02	10.07 f
U5290/ZN (0AI21D1BWP20P90)	0.02	10.09 r
U5283/ZN (A0I21D1BWP20P90)	0.02	10.11 f
U5281/ZN (MA0I222D1BWP20P90)	0.02	10.13 r
U5278/ZN (MA0I222D1BWP20P90)	0.02	10.14 f
U5276/ZN (MA0I222D1BWP20P90)	0.02	10.17 r
U5275/ZN (MA0I222D1BWP20P90)	0.02	10.19 f
U5274/ZN (MA0I222D1BWP20P90)	0.02	10.20 r
U5273/ZN (MA0I222D1BWP20P90)	0.02	10.22 f
U5272/ZN (0AI32D1BWP20P90)	0.02	10.24 r
U5122/ZN (A0I32D1BWP16P90)	0.03	10.27 f
U9379/ZN (ND2D1BWP16P90)	0.03	10.30 r
U5271/ZN (INVD1BWP20P90)	0.03	10.33 f
U5268/ZN (0AI32D1BWP20P90)	0.03	10.36 r
OutData_r_reg_3_/D (DFCNQD2BWP20P90)	0.00	10.36 r
data arrival time		10.36
clock clk (rise edge)	10.00	10.00
clock network delay (ideal)	0.50	10.50
clock uncertainty	-0.10	10.40
OutData_r_reg_3_/CP (DFCNQD2BWP20P90)	0.00	10.40 r
library setup time	-0.04	10.36
data required time		10.36
data required time		10.36
data arrival time		-10.36
slack (MET)		0.00

2. Testbench

```
-----  
Pass!!!!!!!!!!!!!!  
-----The test result is .....Correct -----  
-----
```