25 **	"cmpxchg16" function, which can be hardware assisted for certain * host architectures. On X86-64 / AMD64 processors, the "cmpxchg16b" instruction can be used when available. *  This means that whilst one CPU performs a CDSG instruction, its *	
4 * 5 * 6 * 7 * 8 * 9 * 10 * 11 * 12 * 13 * 14 * 15 * 16 * 17 * 18 * 19 * 20 * 21 * 22 * 23 * 25 * 25 * 26 * 27 * 28 * 29 * 20 * 21 * 22 * 23 * 25 * 26 * 27 * 28 * 28 * 29 * 20 * 20 * 21 * 22 * 23 * 24 * 25 * 26 * 27 * 28 * 29 * 20 * 20 * 21 * 22 * 23 * 25 * 26 * 27 * 28 * 29 * 20 * 20 * 21 * 22 * 23 * 24 * 25 * 26 * 27 * 28 * 29 * 20 * 20 * 21 * 22 * 23 * 24 * 25 * 26 * 27 * 28 * 28 * 28 * 28 * 28 * 28 * 28 * 28	Testcase for CDSG, STPQ and LPQ Instructions  ***********************************	
32 * 33 * 34 * 35 * 36 * 37 * 38 * 39 * 40 * 41 * 42 *	*Testcase for CDSG, STPQ and LPQ Instructions mainsize 1 numcpu 2 sysclear archlvl z/Arch loadcore "\$(testpath)/CDSG.core"  runtest 1 v 900.38 v 940.70 *Compare v 940.10 *Want "Success! CDSQ STPQ LPQ" E2A48383 85A2A240 5A40C3C4 E2C76B40	
44 * 45 *	*Done *	
	27 * 28 * 29 * 30 * 31 * 32 * 33 * 34 * 35 * 36 * 37 * 38 * 39 * 40 * 41 * 42 * 43 * 44 * 45 *	27 * Example test scripts

ASMA Ver. 0.2.0	Test case f	or CDSG,	STPQ and LPQ Instructions	02 Oct 2019 10: 52: 47	Page 2
LOC OBJECT CODE	ADDR1 ADDR2	STMT			
		49 *	***************	************	
		50 * 51 *	PROGRAMMI NG NOTE	*	
		51 * 52 * 53 * 54 * 55 * 56 * 57 * 58 * 59 * 60 * 61 * 62 * 63 * 64 * 65 * 66 * 67 * 68 * 70 * 71 * 72 * 73 *	During initialisation we test the functionality to Quadword (STPQ) and load Pair from Quadword We merely do this as these two intructions also Hercules macro cmpchxg16 (as of the most recent the CDSG implementation. This cmpxchg16 macro depending on the Hercules host architecture.  After initialisation, a second CPU is started, time both CPU's perform a loop lasting LOOPMAX first of the loop centers around the CDSG instriction of the loop centers around the CDSG instriction performs 2 CSG instructions, the first one with the DEST2 destination of CDSG. This overlawhen it occurs. As a result, the non-overlappinget incremented exactly LOOPMAX times, the overthat. This is what is being checked for success inspecting the CDSGCNTR and CSG_CNTR, one can seattempts were needed. These are allmost always LOOPMAX, the exact number varies on every testriction.	(LPQ) instructions. * rely on the * updates), as does * may be assisted, *  at which point in * iterations. The * uction. The second * of which overlaps * apping causes CC=1 * ng destinations * lapping part twice * s of the test. By * ee how many * higher than un. *	
		74 * 75 * 76 * 77 *	'1A1B2A2B3A3B00004A4B5A5B6A6B00007A7B8A8B9A93 The first loop works against DEST1+DEST2 (the letter second loop against DEST2+DEST3 (the rightment)	eftmost 16 bytes), *	
		78 * 79 *	Both loops implement an atomic "increment" with	the value: *	
		80 * 81 *	' 000000000000001000000000000001' X	*	
		82 * 83 *	Thus also for the second loop:	*	
		84 * 85 *	' 0000000000010000000000000000000000000	00001' X *	
		86 * 87 * 88 * 89 * 90 *	The process ends when both loops have increment and the doubleword in the middle will have been exactly twice that amount that is, if the CD really atomic. And that is what will decide a sinstruction or not.	incremented * SG operation is *	
		91 * 92 **	***************	********	

ASMA Ver	. 0.2.0	Te	estcase f	for CDSG,	STPQ a	and LPQ Instruct	i ons		02 Oct 2019	0 10: 52: 47	Page	3
LOC	OBJECT CODE	ADDR1	ADDR2	STMT								
				94 3475		PRINT OFF PRINT ON						
				3477 *** 3478 * 3479 ***	***** ***	**************************************	************* ff ********	******	******	****** * *****		
				3481		ARCHLVL MNOTE=	NO					
				3483+\$A 3484+\$A 3485+\$B	L LR	OPSYN AL OPSYN ALR OPSYN B						
				3486+\$B 3487+\$B 3488+\$B	AS ASR	OPSYN BAS OPSYN BASR OPSYN BC						
				3489+\$B( 3490+\$B)	CTR E	OPSYN BCTR OPSYN BE						
				3491+\$BI 3492+\$BI 3493+\$BI	L M	OPSYN BH OPSYN BL OPSYN BM						
				3494+\$B 3495+\$B 3496+\$B	NH NL	OPSYN BNE OPSYN BNH OPSYN BNL						
				3497+\$B 3498+\$B 3499+\$B	NO	OPSYN BNM OPSYN BNO OPSYN BNP						
				3500+\$B 3501+\$B 3502+\$B	0	OPSYN BNZ OPSYN BO OPSYN BP						
				3503+\$B2 3504+\$B2 3505+\$C	XLE Z	OPSYN BXLE OPSYN BZ						
				3506+\$L 3507+\$L	Н	OPSYN CH OPSYN L OPSYN LH						
				3508+\$L 3509+\$L 3510+\$L	PSW	OPSYN LM OPSYN LPSW OPSYN LR						
				3511+\$L' 3512+\$N	TR R	OPSYN LTR OPSYN NR						
				3513+\$S 3514+\$S 3515+\$S	LR R	OPSYN SL OPSYN SLR OPSYN SR						
				3516+\$S' 3517+\$S' 3518+\$X	TM	OPSYN ST OPSYN STM OPSYN X						

ASMA Ve	r. 0.2.0	Te	stcase f	For CDSG, STPQ and LPQ Instructions 02 Oct 2019 10:52:47 Page 4
LOC	OBJECT CODE	ADDR1	ADDR2	STMT
				3520 ************************************
000000	000A0000 00000008	000000	0409CB	3525 CDSGTEST ASALOAD REGION=CODE 3526+CDSGTEST START 0, CODE 3528+ PSW 0, 0, 2, 0, X' 008' 64-bit Restart ISR Trap New PSW
000008 000058 000060	000A0000 00000018 000A0000 00000020	800000	000058	3529+       ORG       CDSGTEST+X' 058'         3531+       PSW       0, 0, 2, 0, X' 018'       64-bit External ISR Trap New PSW         3532+       PSW       0, 0, 2, 0, X' 020'       64-bit Supervisor Call ISR Trap New PSW         3533+       PSW       0, 0, 2, 0, X' 028'       64-bit Program ISR Trap New PSW
000068 000070 000078 000080	000A0000 00000028 000A0000 00000030 000A0000 00000038	000080	000200	3533+       PSW       0, 0, 2, 0, X' 028'       64-bit Program ISR Trap New PSW         3534+       PSW       0, 0, 2, 0, X' 030'       64-bit Machine Check Trap New PSW         3535+       PSW       0, 0, 2, 0, X' 038'       64-bit Input/Output Trap New PSW         3536+       ORG       CDSGTEST+512
000080		000080	000200	SSSO+ ORG CDSG1ES1+S12
				3538 ***********************************
000200		000200 000200	000001 0001A0	3542 PREVORG EQU * 3543 ORG CDSGTEST+X' 1AO' 3544 * PSWZ <sys>, <key>, <mwp>, <proy>, <addr>[, amode] 3545 PSWZ 0, 0, 0, 0, X' 200', 64</addr></proy></mwp></key></sys>
0001A0 0001B0	00000001 80000000	0001B0	000200	3545 PSWZ 0, 0, 0, 0, X 200', 64 3546 ORG PREVORG
				3548 ************************************
		000000	0.400.00	3552 ASAI PL I A=BEGI N
000200 000000	00080000 00000200	000000	0409CB 000000	3553+CDSGTEST CSECT 3554+ ORG CDSGTEST 3555+ PSW 0, 0, 0, 0, BEGI N, 24
800000		000008	000200 0409CB	3556+ ORG CDSGTEST+512 Reset CSECT to end of assigned storage area 3557+CDSGTEST CSECT

ASMA Vei	r. 0.2.0	Te	stcase f	or CDSG, S	ΓPQ and LF	Q Instructions	02 Oct 2019 10: 52: 47 Page	6
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				3603 * Tl 3604 * Dl 3605 * at 3606 * tl 3607 * Cl 3608 * be	ne first l EST2 with tempt to nus causir DSG's, whi	oop incremenets the ration a single atomic CDSG do the same thing againg collisions now and chais limited to CNTF when exactly LOOPMA	rightmost halfwords of DEST1 and sinstruction. But the 2nd CPU will sainst DEST2 with a CSG instruction, then. We keep track of the total sawAX. The loop is expected to end sax successfule increments (i.e. see.	
000280 000284	B982 00CC			3612 CDSG_ 3613 CDSG		R12, R12 OH	Initialise CDSG counter	
000284 000288	9201 E003		000003	3614 3615 CDSG	MVI	3(R14), X' 1' OH	Trace CC=1 from previous CDSG	
000288	9500 09C6		0009C6	3616	CLI	STOPFLAG, X' 00'	Are we being asked to stop?	
00028C	4770 0364		000364	3617	BNE	GOODEOJ	Yes, then do so.	
000290	41CC 0001		000001	3618	LA	R12, 1(R12)	Increment the CDSG counter	
000294	50C0 099C		00099C	3619	ST	R12, CDSGCNTR	Update CDSG counter	
000298	59C0 09B0 4720 0468		0009B0 000468	3620 3621	C RH	R12, CNTRMAX CDSGCNTO	CDSG counter overrun	
000290	4184 0001		000408	3622	BH LA	R8, 1 (R4)	Yes, that should never happen Increment DEST1	
0002A4	4195 0001		000001	3623	LA	R9, 1(R5)	Increment DEST1	
0002A8	41EE 0010		000010	3624	LA	R14, 16(R14)	Point to the next TRACE entry	
0002AC	409E 0000		000000	3625	STH	R9, 0(R14)	Trace the CDSG DEST2 update	
			000004	3626	STH	R8, 4(R14)	Trace the CDSG DEST1 update	
	EB48 0900 003E		000900	3627	CDSG	R4, R8, DEST1	CDSG to attempt doing it	
0002BA	4770 0284		000284	3628	BNE	CDSGLOOP	The CSG_CPU came in between	
	BD83 09B4 4780 02D2		0009B4 0002D2	3629 3630	CLM BE	R8, B' 0011', LOOPMAX CDSGEND	End value reached ? Yes, CDSG incrementing ended	
0002C2 0002C6	B904 0048		JUULUL	3631	LGR	R4, R8	Copy the incremented DEST1	
	B904 0059			3632	LGR	R5, R9	Copy the incremented DEST2	
	47F0 0288		000288	3633 3634 CDSGI	В	CDSG_CCO OH	Go try the next CDSG	
0002D2	D501 0916 09B4	000916	0009B4	3635	CLC	DEST3+6(2), LOOPMAX	Is also CSG_LOOP ended yet ?	
0002D8 0002DC	4770 02D2		0002D2	3636 3637 FI NAI	BNE LTST DS	CDSGEND OH	Spin-loop style waiting for it OK, both loops are finished	
0002DC	D501 090E 09B6	00090E	0009B6	3638	CLC	DEST2+6(2), LOOPMAX2	DEST2 must be =2*LOOPMAX	
0002E2	4780 0364		000364	3639	BE	GOODEOJ	Yes, then we have success!	
0002E6	47F0 03D8		0003D8	3640	В	FAI LEOJ	No, the test failed!!	

ASMA Ve	r. 0.2.0	Te	stcase f	or CDSG, STI	Q and L	PQ Instructions	02 Oct 2019 10: 52: 47 Page	7
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
				3643 * The 3644 * DES 3645 * aga 3646 * i no 3647 * CSO 3648 * ext	e second GT3, both ainst DE crements G's again	loop incremenets the hof which use the ato ST2 will collide now a of DEST1+DEST2. We knst DEST2, which is limple and before that whe	********************** rightmost halfwords of DEST2 and * mic CSG instruction. But the one * and then with the CDSG atomic * teep track of the total number of * mited to CNTRMAX. The loop is * and DEST2 (and DEST3 also) have been * teactly LOOPMAX times. * ***********************************	
	B982 00DD			3652 CSG_CI		R13, R13	Initialise CSG counter	
0002EE	E360 0908 0004		000908	3653	LG	R6, DEST2	Initialise R6 for CSG	
	E370 0910 0004 41F0 09D8		000910 0009D8	3654 3655	LG LA	R7, DEST3 R15, TRACE+8	Initialise R7 for CSG Initialize CSG trace pointer	
0002FE	411.0 0900		000308	3656 CSG_L(		OH	Thi traffize cou trace porniter	
0002FE	9201 F003		000003	3657	MVI	3(R15), X' 1'	Trace CC=1 from previous CSG	
000302				3658 CSG_C	CO DS	OH		
000302	9500 0906		000966	3659	CLI	STOPFLAG, X' 00'	Are we being asked to stop?	
000306	4770 03C8 41DD 0001		0003C8	3660	BNE	ENDNOTOK	Yes, then do so.	
00030A	50D0 09AC		000001 0009AC	3661 3662	LA ST	R13, 1(R13) R13, CSG_CNTR	Increment the CSG counter Update CSG counter	
00030E	59D0 09B0		0009RC	3663	C	R13, CSG_CNTR R13, CNTRMAX	CSG counter overrun	
000316	4720 0480		000480	3664	BH	CSGCNTO	Yes, that should never happen	
00031A	41A6 0001		000001	3665	LA	R10, 1 (R6)	Increment DEST2	
00031E	41FF 0010		000010	3666	LA	R15, 16(R15)	Point to the next TRACE entry	
000322	40AF 0000		000000	3667	STH	R10, O(R15)	Trace the CSG DEST2 update	
000326	40BF 0004		000004	3668	STH	R11, 4(R15)	Trace the previous DEST3 update	
00032A	EB6A 0908 0030 4770 02FE		000908 0002FE	3669 3670	CSG BNE	R6, R10, DEST2 CSG_LOOP	CSG to attempt doing it The CDSG_CPU came in between	
	4770 02FE 41B7 0001		0002FE	3670 3671	LA	R11, 1(R7)	Increments DEST3	
000334	1107 0001		000001	3672 CSGL00	)P2 DS	OH	THEI CHICITES DESTO	
	EB7B 0910 0030		000910	3673	CSG	R7, R11, DEST3	CSG to attempt doing it	
00033E	4770 0338		000338	3674	BNE	CSGL00P2	CDSGEND read came in between	
000342	BDB3 09B4		0009B4	3675	CLM	R11, B' 0011', LOOPMAX	End value reached?	
	4780 0356		000356	3676	BE	CSG_END	Yes, CSG incrementing ended	
00034A	B904 006A B904 007B			3677 3678	LGR LGR	R6, R10	Copy the incremented DEST2	
00034E 000352	47F0 0302		000302	3678 3679	LGK B	R7, R11 CSG_CCO	Copy the incremented DEST3 Go try the next CSG	
000352	4/10 0002		000002	3680 CSG_E		0H	do try the heat cou	
	D501 0906 09B4	000906	0009B4	3681	CLC	DEST1+6(2), LOOPMAX	Is also CDSGLOOP ended yet ?	
00035C	4770 0356		000356	3682	BNE	CSG_END	Spin-loop style waiting for it	
000360	47F0 03BA		0003BA	3683	В	ENDOK	OK, both loops are finished	

ASMA Ve	r. 0.2.0	Te	stcase f	or CDSG, STPQ	and LPQ I	Instructions	02 Oct 2019 10: 52: 47	Page	8
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				3685 ******	******		**********		
				3686 *	Final co	ounter updates.	*		
				3687 ******	*****	*********	************		
000364				3689 GOODEOJ	DS	ОН			
000364	D21F 0940 0498	000940	000498	3690	MVC	STATUS, =CL32' Success	! CDSG, STPQ and LPQ: OK'		
00036A	58C0 099C		00099C	3691	L	R12, CDSGCNTR	Load CSDG counter		
00036E	4ECO 09B8		0009B8	3692	CVD	R12, PACKED	Convert CDSG counter to packed		
000372	D205 0974 09C0	000974	0009C0	3693	MVC	CDSGCMPR, EDIT	Copy EDIT mask in CDSG counter		
000378	DE05 0974 09BD	000974	0009BD	3694	ED	CDSGCMPR, PACKED+5	CDSG counter in zoned format		
00037E	48C0 0906		000906	3695	LH	R12, DEST1+6	Load CDSG SWAPs counter		
000382	4ECO 09B8		0009B8	3696	CVD	R12, PACKED	Convert it to packed		
000386	D205 097A 09C0	00097A	0009C0	3697	MVC	CDSGSWAP, EDIT	Copy EDIT mask in CDSG SWAP ctr		
00038C	DE05 097A 09BD	00097A	0009BD	3698	ED	CDSGSWAP, PACKED+5	CDŠĞ SWAPS counter in zoned		
000392	58D0 09AC		0009AC	3699	L	R13, CSG_CNTR	Load CSG counter		
000396	4EDO 09B8		0009B8	3700	CVD	R13, PACKED	Convert CSG counter to packed		
00039A	D205 0984 09C0	000984	0009C0	3701	MVC	CSG_CMPR, EDIT	Copy EDIT mask in CSG counter		
0003A0	DE05 0984 09BD	000984	0009BD	3702	ED	CSG_CMPR, PACKED+5	CSG counter in zoned format		
0003A6	48D0 0916		000916	3703	LH	R13, DEST3+6	Load CSG SWAPs counter		
0003AA	4ED0 09B8		0009B8	3704	CVD	R13, PACKED	Convert it to packed Copy EDIT mask in CSG SWAP cntr		
0003AE	D205 098A 09C0	00098A	0009C0	3705	MVC	CSG_SWAP, EDIT_	Copy EDIT mask in CSG SWAP cntr		
0003B4	DE05 098A 09BD	00098A	0009BD	3706	ED	CSG_SWAP, PACKED+5	CSG SWAPS counter in zoned		

ASMA Ve	r. 0.2.0	Te	stcase f	or CDSG, STPQ a	and LP0	lnstructions	02 Oct 2019 10: 52: 47	Page	9
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
				3708 ******** 3709 * 3710 ******	****** PSWs	**************************************	************ * * *************		
0003BA				3712 ENDOK 3713		OH END_LOAD=YES	Normal completion		
0003BA 0003C0	8200 03C0 000A0000 000000000		0003C0	3715+ 3716+DWAT0008		DWAT0008 0, 0, 2, 0, X' 000000'			
0003C8				3718 ENDNOTOK		OH VEC CODE DAD	A1 1 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4		
0003C8	8200 03D0		0003D0	3719 3720+		DWAT0009	Abnormal termination		
0003D0	000A0000 00010BAD			3721+DWAT0009	PSW	0, 0, 2, 0, X' 010BAD'			
0003D8	92FF 09C6		0009C6	3723 FAI LEOJ 3724	MVI DWAI T		Tell the other CPU to stop Abnormal termination		
0003DC 0003E0	8200 03E0 000A0000 00010BAD		0003E0	3725+ 3726+DWAT0010		DWAT0010 0, 0, 2, 0, X' 010BAD'			
0003E8	92FF 09C6		0009C6	3728 SIG1FAIL 3729	MVI DWAI T	STOPFLAG, X' FF' LOAD=YES, CODE=111	Tell the other CPU to stop First SIGP failed		
	8200 03F0 000A0000 00010111		0003F0			DWAT0011 0, 0, 2, 0, X' 010111'			
0003F8	92FF 09C6		0009C6				Tell the other CPU to stop		
	8200 0400		000400	3735+	LPSW	LOAD=YES, CODE=222 DWAT0012	Second SIGP failed		
000400	000A0000 00010222			3736+DWAT0012	PSW	0, 0, 2, 0, X' 010222'			
	92FF 09C6 D21F 0940 04B8	000940	0009C6 0004B8	3738 LPQFAI L1 3739	MVI MVC	STOPFLAG, X' FF' STATUS, =CL32' Fai lure!	Tell the other CPU to stop LPQ Hi does NOT match'		
	8200 0418	000010		3740	DWAI T		LPQ High part failed		
	000A0000 00010333		000418	3741+ 3742+DWAT0013		0, 0, 2, 0, X' 010333'			

	c. 0.2.0	10	stease i	or CDSG, STPQ	and LP	Q Instructions	02 Oct 2019 10: 52: 47	Page	10
LOC	OBJECT CODE	ADDR1	ADDR2	STMT					
	92FF 09C6 D21F 0940 04D8	000940	0009C6 0004D8	3744 LPQFAI L2 3745 3746	MVI MVC DWAI T	STOPFLAG, X' FF' STATUS, =CL32' Fai l ure! LOAD=YES, CODE=444	Tell the other CPU to stop LPQ Lo does NOT match' LPQ Low part failed		
	8200 0430 000A0000 00010444		000430	3747+ 3748+DWAT0014	LPSW	DWAT0014 0, 0, 2, 0, X' 010444'	, I		
	92FF 09C6 D21F 0940 04F8	000940	0009C6 0004F8	3750 STPQFAL1 3751	MVC		Tell the other CPU to stop STPQ Hi does NOT match'		
	8200 0448 000A0000 00010555		000448	3752 3753+ 3754+DWAT0015		LOAD=YES, CODE=555 DWAT0015 O, O, 2, O, X' 010555'	STPQ High part failes		
	92FF 09C6 D21F 0940 0518	000940	0009C6 000518	3756 STPQFAL2 3757	MVC	STOPFLAG, X' FF' STATUS, =CL32' Failure!	Tell the other CPU to stop STPQ Lo does NOT match'		
	8200 0460 000A0000 00010666		000460	3758 3759+ 3760+DWAT0016		LOAD=YES, CODE=666 DWAT0016 O, O, 2, O, X' 010666'	STPQ Low part failed		
	92FF 09C6 D21F 0940 0538	000940	0009C6 000538	3762 CDSGCNT0 3763	MVC	STOPFLAG, X' FF' STATUS, =CL32' Failure!			
	8200 0478 000A0000 00010777		000478	3764 3765+ 3766+DWAT0017	DWAI T LPSW PSW	LOAD=YES, CODE=777 DWAT0017 O, O, 2, O, X' 010777'	CDSG Counter Overrun		
	92FF 09C6 D21F 0940 0558	000940	0009C6 000558	3768 CSGCNTO 3769	MVI MVC	STOPFLAG, X' FF' STATUS, =CL32' Failure!			
	8200 0490 000A0000 00010888		000490	3770 3771+ 3772+DWAT0018	DWAIT LPSW PSW	LOAD=YES, CODE=888 DWAT0018 0, 0, 2, 0, X' 010888'	CSG Counter Overrun		

ASMA Ve	er. 0.2.0	Te	estcase f	or CDSG	, STPQ a	and LP	Q Instructions	02 Oct 2019 10: 52: 47	Page	11
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
				3775 *		Worki	ng Storage	************* * **********************		
000498 000498 0004B8 0004D8 0004F8 000518 000538 000558	E2A48383 85A2A240 C6818993 A499855A C6818993 A499855A C6818993 A499855A C6818993 A499855A C6818993 A499855A C6818993 A499855A			3778 3779 3780 3781 3782 3783 3784 3785		LTORG	=CL32' Success! CDSG, S =CL32' Failure! LPQ Hi =CL32' Failure! LPQ Lo =CL32' Failure! STPQ Hi =CL32' Failure! STPQ Lo =CL32' Failure! CDSG =CL32' Failure! CBG	does NOT match' does NOT match' does NOT match'		
000578 000900 000900 000908 000910	00000000 00000000 00000000 00000000 000000	000578	000900	3787 3788 3789 D 3790 D 3791 D	EST2 EST3	ORG CNOP DC DC DC	CDSGTEST+X' 900' 0, 16 XL8' 0000000000000000' XL8' 00000000000000' XL8' 000000000000000'	MUST be quadword ALIGNED! DEST1+DEST2 updated using CDSG DEST2 updated using CSG DEST3 updated whenever CSG		
000918 000920 000928 000930	07000700 07000700 1A1B2A2B 3A3B0000 4A4B5A5B 6A6B0000 7A7B8A8B 9A9B0000			3792 * 3793 3794 I 3795 I 3796 I	NI T1 NI T2	CNOP DC DC DC	0, 16 XL8' 1A1B2A2B3A3B0000' XL8' 4A4B5A5B6A6B0000' XL8' 7A7B8A8B9A9B0000'	successfully updates DEST MUST be quadword ALIGNED! Initial value for DEST1 Initial value for DEST2 Initial value for DEST3		
000938 000940 000960 000970 000974 00097A 000980 000984	C6818993 A499855A C995A2A3 994B40C3 C3C4E2C7 40404040 4040 40404040 4040 C3E2C740 40404040 4040			3801 C 3802 C 3803 C 3804 C 3805 C	OUNTERS DSG DSGCMPR DSGSWAP	DC DC DC DC DC	O, 16 CL32' Failure!' CL16' Instr. CMP SWAP' CL4' CDSG' CL6' ' CL6' ' CL4' CSG ' CL6' '	So that the output looks better Overall status message Title column CDSG Instruction CDSG instructions attempted CDSG successful swaps done CSG Instruction CSG DEST2 instructions done CSG DEST2 successful swaps		
000990 000990 000998 00099C 0009A0 0009A8 0009AC	40404040 00000000 C3E2C76D C3D5E3D9 40404040			3810 3811 C 3812 C 3813	DSGCNTL DSGCNTR SG_CNTL SG_CNTR	DC DC DC DC	0, 16 CL8' CDSGCNTR' CL4' ' F' 0' CL8' CSG_CNTR' CL4' ' F' 0'	So that the output looks better CDSG counter label  CDSG instructions attempted CSG counter label  CSG instructions attempted		
0009B0 0009B4 0009B6 0009B8 0009C0 0009C6	0000EA60 3A98 7530 00000000 0000000C 40202020 2020 00			3817 L 3818 L 3820 P 3821 E	NTRMAX OOPMAX OOPMAX2 ACKED DI T TOPFLAG	DC DC DC	F' 60000' H' 15000' H' 30000' PL8' 0' XL6' 402020202020' X' 00'	Counter Overrun Maximum Maximum number of loops Maximum number of loops * 2  Packed decimal work area EDIT mask with leading blank Set to non-zero to stop test		

SMA Vei	r. 0.2.0	Te	estcase f	for CDSG, STPQ	and LP	Q Instructions	02 Oct 2019 10: 52: 47 Page	12
LOC	OBJECT CODE	ADDR1	ADDR2	STMT				
09C8 09D0	07000700 07000700 00000000 00000000			3824 3825 TRACE	CNOP DC	0, 16 65535F' 0'	Beautify trace table looks Trace area for debugging	

SMA Ver.	0. 2. 0	Te	estcase f	for CDSG, STP	Q and L	PQ Instructions	02 Oct 2019 10	): 52: 47	Page	13
LOC	OBJECT CODE	ADDR1	ADDR2	STMT						
		000000	000001	3828 RO	EQU	0				
		000001 000002	000001 000001	3829 R1 3830 R2	EQU	2				
		000003 000004	000001 000001	3830 R2 3831 R3 3832 R4 3833 R5	EQU EQU	3				
		000005 000006	000001	3833 R5	EQU	5				
		000007	000001	3834 R6 3835 R7	EQU	7				
		000008 000009	000001 000001	3836 R8 3837 R9 3838 R10	EQU EQU	8 9				
		00000A 00000B	000001	3838 R10 3839 R11	EQU FOU	10				
		00000C	000001	3840 R12	EQU	12				
		00000D 00000E	000001	3841 R13 3842 R14	EQU	13 14				
		00000F	000001	3843 R15	EQU	15				
				3845	END					

ASMA Ver. 0.2.0			Testcas	se for	CDSG,	STPQ a	nd LPQ	Instr	ucti on	S	(	02 0ct 20	019 10: 52: 47	Page	1
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES									
EGI N	I	000200	2	3565	3555										
EGI N2	H	000224	2	3578	3573										
DSG	C	000970	4	3801	3563	2004									
DSGCMPR DSGCNTL	C	000974 $000990$	6 8	3802 3809	3693	3694									
DSGCNTO	I	000468	4	3762	3621										
DSGCNTR	F	000400 00099C	4	3811	3619	3691									
DSGEND	Ĥ	0002D2	$\dot{\hat{\mathbf{z}}}$	3634	3630	3636									
DSGLOOP	H	000284	$\tilde{2}$	3613	3628										
DSGSWAP	C	00097A	6	3803	3697	3698									
DSGTEST	J	000000	264652	3526	3529	3536	3543	3554	3556	3787					
CDSG_CCO	H	000288	2	3615	3633										
CDSG_CPU	Ī	000280	4	3612											
CNTRMAX	F	0009B0	4	3816	3620	3663									
CODE	$\frac{2}{C}$	000000	264652	3526											
COUNTERS CSG	C	000960	16	3800											
CSGCNTO	T T	000980 000480	4	3804 3768	3664										
CSGL00P2	H	000480	2	3672	3674										
CSG_CCO	H	000302	$\tilde{2}$	3658	3679										
CSG_CMPR	C	000984	$\tilde{6}$	3805	3701	3702									
SG_CNTL	Č	0009A0	8	3812	0.01	0.02									
CSG_CNTR	F	0009AC	$\overset{\circ}{4}$	3814	3662	3699									
CSG_CPU	I	0002EA	4	3652	3597										
CSG_END	H	000356	2	3680	3676	3682									
CSG_LOOP	H	0002FE	2	3656	3670										
CSG_SWAP	C	00098A	6	3806	3705	3706	0007	0001	0005						
DEST1	X	000900	8	3789	3584	3586	3627	3681	3695						
DEST2 DEST3	X	000908	8	3790	3588	3638	3653	3669	2702						
DESTS DWAT0008	Х 3	000910 0003C0	0	3791 3716	3594 3715	3635	3654	3673	3703						
)WAT0008 )WAT0009	3	0003C0 0003D0	8	3721	3713										
DWAT0010	3	0003E0	8	3726											
DWAT0011	3	0003F0	8	3731	3730										
0WAT0012	3	000400	8	3736	3735										
DWAT0013	3	000418	8	3742	3741										
DWAT0014	3	000430	8	3748	3747										
DWAT0015	3	000448	8	3754	3753										
OWAT0016	3	000460	8	3760	3759										
WAT0017	3	000478	8	3766	3765										
DWATOO18 EDI T	ა V	000490 0009C0	8	3772 3821	3771 3693	2607	2701	2705							
EDI I ENDNOTOK	<b>л</b> И	0009C0 0003C8	0	3718	3660	3697	3701	3703							
ENDOK	H	0003C8	2	3712	3683										
FAI LEOJ	I	0003DA	4	3723	3640										
FI NALTST	Ĥ	0002DC	$\dot{\hat{\mathbf{z}}}$	3637	5515										
GOODEOJ	Н	000364	2	3689	3617	3639									
MAGE	1	000000	264652	0											
NI T1	X	000920	8	3794	3579	3580									
NI T2	X	000928	8	3795	3582										
NIT3	X	000930	8	3796	3593	0005	0075	0.004							
LOOPMAX	Н	0009B4	2	3817	3629	3635	3675	3681							

ASMA Ver. 0.2.0			Testcas	se for	CDSG,	STPQ a	nd LPQ	Instr	ucti on	S				02 Oct	2019	10: 52: 47	Page	15
SYMBOL	TYPE	VALUE	LENGTH	DEFN	REFER	ENCES												
LOOPMAX2 LPQFAIL1	H I	0009B6 000408	2 4	3818 3738	3638 3581													
LPQFAI L2 PACKED PREVORG	P U	000420 0009B8 000200	4 8 1	3744 3820 3542	3583 3692 3546	3694	3696	3698	3700	3702	3704	3706						
RO R1 R10	U U U	000000 000001 00000A	1 1 1	3828 3829 3838	3563 3566 3665	3565 3571 3667	3569 3669	3575 3677	3599									
R11 R12 R13	U U U	00000B 00000C 00000D	1 1 1	3839 3840 3841	3668 3612 3652	3671 3618 3661	3673 3619 3662	3675 3620 3663	3678 3691 3699	3692 3700	3695 3703	3696 3704						
R14 R15 R2	U U U	00000E 00000F 000002	1 1 1	3842 3843 3830	3590 3655 3567	3614 3657 3569	3624 3666 3572	3625 3667 3575	3626 3668 3596	3599	2.00	2.01						
R3 R4 R5	U U U	000002 000003 000004 000005	1 1	3831 3832 3833	3568 3573 3582	3574 3588	3579 3592	3580 3623	3584 3632	3586	3622	3627	3631					
R6 R7 R8	U U	000003 000006 000007 000008	1 1	3834 3835 3836	3592 3593	3653 3594	3665 3654	3669 3671 3626	3677 3673 3627	3678 3629	3631							
R9 SI G1FAI L	U I	000009 0003E8	1 4	3837 3728	3597 3623 3576	3598 3625	3622 3632	3020	3027	3029	3031							
SI G2FAI L STATUS STOPFLAG STPQFAL1	C X	0003F8 000940 0009C6 000438	32 1	3733 3799 3822 3750	3600 3690 3616 3587	3739 3659	3745 3723	3751 3728	3757 3733	3763 3738	3769 3744	3750	3756	3762	3768			
STPQFAL2 TRACE =CL32' Failure! (	I F	000450 0009D0 Counter 0	4 4 4	3756 3825	3589 3590	3655												
=CL32' Failure! (	C	000558 Counter 0	32 verrun'	3785	3769													
=CL32' Failure! l	C	000538 does NOT 0004B8	32	3784 3780														
=CL32' Failure! 1 =CL32' Failure! 5	C	does NOT 0004D8 does NOT	32 match'	3781														
=CL32' Failure! S	C	0004F8 does NOT 000518	match' 32	3782 3783														
=CL32' Success!	CDSG, ST	TPQ and L 000498	PQ: OK'	3779														

ANTR APROB ARCHI ND ARCHLVL ASAI PL ASALOAD ASAREA ASAZAREA CPUWAI T DSECTS DWAI T DWAI TEND ENADEV ESA390 1 0CB 1 0CB 1 0CBDS 2 0FMT 2 0I NI T 2	160 292 452 593 719 799 854 1039 1122 1448 1651 1708 1716 1816 1827 2003 2037 2375 2416	3482 3481 3552 3525	3719	3724	3729	3734	3740	3746	3752	3758	3764	3770			
APROB ARCHI ND ARCHLVL ASAI PL ASALOAD ASAREA ASAZAREA DEPUWAI T DESECTS DWAI T DWAI TEND ENADEV 1 OCB 1 OCB 1	292 452 593 719 799 854 1039 1122 1448 1651 1708 1716 1816 1827 2003 2037 2375 2416	3481 3552 3525 3714	3719	3724	3729	3734	3740	3746	3752	3758	3764	3770			
APROB ARCHI ND ARCHLVL ASAI PL ASALOAD ASAREA ASAZAREA DEPUWAI T DESECTS DWAI T DWAI TEND ENADEV 1 OCB 1 OCB 1	292 452 593 719 799 854 1039 1122 1448 1651 1708 1716 1816 1827 2003 2037 2375 2416	3481 3552 3525 3714	3719	3724	3729	3734	3740	3746	3752	3758	3764	3770			
ARCHI ND ARCHLVL ASAI PL ASALOAD ASAREA ASAZAREA 1 CPUWAI T 1 DWAI T 1 DWAI TEND 1 ENADEV 1 OCB 1 OCB 1	593 719 799 854 1039 1122 1448 1651 1708 1716 1816 1827 2003 2037 2375 2416	3481 3552 3525 3714	3719	3724	3729	3734	3740	3746	3752	3758	3764	3770			
ASAI PL ASALOAD ASAREA ASAZAREA 1 CPUWAI T 1 DSECTS 1 DWAI T 1 DWAI TEND 1 ENADEV 1 ESA390 1 OCB 1	719 799 854 1039 1122 1448 1651 1708 1716 1816 1827 2003 2037 2375 2416	3552 3525 3714	3719	3724	3729	3734	3740	3746	3752	3758	3764	3770			
ASALOAD ASAREA ASAZAREA 1 CPUWAI T 1 DSECTS 1 DWAI T 1 DWAI TEND 1 ENADEV 1 CSA390 1 OCB 1	799 854 1039 1122 1448 1651 1708 1716 1816 1827 2003 2037 2375 2416	3525 3714	3719	3724	3729	3734	3740	3746	3752	3758	3764	3770			
ASAREA ASAZAREA 1 CPUWAI T 1 OSECTS 1 OWAI T 1 OWAI TEND 1 ENADEV 1 ESA390 1 OCB 1 OCB 2	854 1039 1122 1448 1651 1708 1716 1816 1827 2003 2037 2375 2416	3714	3719	3724	3729	3734	3740	3746	3752	3758	3764	3770			
ASAZAREA 1 CPUWAI T 1 DSECTS 1 DWAI T 1 DWAI TEND 1 ENADEV 1 ESA390 1 OCB 1 OCBDS 2	1039 1122 1448 1651 1708 1716 1816 1827 2003 2037 2375 2416	3714 3713	3719	3724	3729	3734	3740	3746	3752	3758	3764	3770			
CPUWAI T 1 OSECTS 1 OWAI T 1 OWAI TEND 1 ENADEV 1 ESA390 1 OCB 1 OCBDS 2	1122 1448 1651 1708 1716 1816 1827 2003 2037 2375 2416	3714 3713	3719	3724	3729	3734	3740	3746	3752	3758	3764	3770			
DSECTS 1 DWAI T 1 DWAI TEND 1 ENADEV 1 ESA390 1 OCB 1 OCBDS 2	1448 1651 1708 1716 1816 1827 2003 2037 2375 2416	3714 3713	3719	3724	3729	3734	3740	3746	3752	3758	3764	3770			
DWAI TEND       1         ENADEV       1         ESA390       1         OCB       1         OCBDS       2	1651 1708 1716 1816 1827 2003 2037 2375 2416	3714 3713	3719	3724	3729	3734	3740	3746	3752	3758	3764	3770			
DWAI TEND       1         ENADEV       1         ESA390       1         OCB       1         OCBDS       2	1708 1716 1816 1827 2003 2037 2375 2416	3713	0.10	0121	0120	0701	0710	0710	0702	0.00	0701	0110			
ENADEV 1 ESA390 1 OCB 1 OCBDS 2	1716 1816 1827 2003 2037 2375 2416	0.20													
ESA390 1 OCB 1 OCBDS 2	1816 1827 2003 2037 2375 2416														
OCB 1 OCBDS 2 OFMT 2 OINIT 2	2003 2037 2375 2416														
OCBDS         2           OFMT         2           OI NI T         2           OTBER         2	2037 2375 2416														
OFMT 2 OI NI T 2	2375 2416														
OINIT 2	2416														
	2416														
	$\Omega A C A$														
ORB 2 POI NTER 2	2464 2653														
PSWFMT 2	2681														
RAWAIT 2	2815														
AWAIT 2 RAWIO 2 GIGCPU 3 SMMGR 3	2911														
SI GCPU 3	3069														
SMMGR 3	3127														
SMMGRB 3	3227														
KAP128 3	3276	0508	0500												
TRAP64 3 TRAPS 3 ZARCH 3	3253	3527	3530												
KAPS 3	3289 3363														
ARCH 3	3375														
EROL 3	3403														
ZEROLH 3	3431														
ZEROH 3 ZEROL 3 ZEROLH 3 ZEROLL 3	3454														

SMA Ver.	0. 2. 0		restease	TOT ODDU,	DII A	and Li	) Instructi	UIIS	02 0ct	2019 10: 52	J. 47	rage	17
DESC	SYMBOL	SI ZE	POS	ADDR									
ntry: 0													
nage Regi on CSECT	I MAGE CODE CDSGTEST	264652 264652 264652	00000- 409CB 00000- 409CB 00000- 409CB	00000-409 00000-409 00000-409	CB								

ASMA Ver. 0.2.0	Testcase for CDSG, STPQ and LPQ Instructions	02 Oct 2019 10: 52: 47	Page 18
	FILE NAME	222 222 23. 27	
	\SDL-hyperion\tests\CDSG.asm asm\satk.mac		
** NO ERRORS FOUND **			
No Elinone Food			