ECE 474: VLSI HW #2

```
alu.sv
1 module alu(
                                       //input a
      input
                    [7:0] in_a
3
      input
                    [7:0] in_b
                                       //input b
                    [3:0] opcode
                                       //opcode input
      input
      output reg
                    [7:0] alu_out
                                       //alu output
5
      output reg
                           alu_zero ,
                                       //logic '1' when alu_output [7:0] is
          all zeros
      output reg
                           alu_carry
                                       //indicates a carry out from ALU
      );
      // constant values
11
      parameter c_add
                             = 4 , h1;
      parameter c_sub
                             = 4, h2;
      parameter c_inc
                             = 4'h3;
13
      parameter c_dec
                             = 4'h4;
                             = 4'h5;
      parameter c_or
15
                             = 4'h6;
      parameter c_and
17
      parameter c_xor
                             = 4 , h7;
      parameter c_shr
                             = 4, h8;
      parameter c_shl
                             = 4, h9;
19
      parameter c_onescomp = 4'ha;
      parameter c_twoscomp = 4'hb;
21
      reg [8:0] result;
                                     // alu result for finding carries
23
      // combinational logic / logic gates block
25
      always @(*) begin
27
      case (opcode)
      c_add:
29
           result = in_a + in_b;
      c_sub:
31
           result = in_a + ~in_b + 1;
      c_inc:
33
           result = in_a + 8'b00000001;
      c_dec:
35
           result = in_a - 8'b00000001;
37
      c_or:
           result = in_a | in_b;
39
      c_and:
           result = in_a & in_b;
      c_xor:
41
          result = in_a ^ in_b;
      c_shr:
           // in_a[0] becomes the carry bit
           result = {in_a[0], 1'b0, in_a[7:1]};
45
```

```
c_shl:
    // implicitly sets alu_carry to value of MSB bit
           result = {in_a[7:0], 1'b0};
49
      c_onescomp:
           result = ~in_a;
      c_twoscomp:
51
           result = ~in_a + 1;
      default:
53
    result = 'x;
      endcase
55
57
      // split up the results
      alu_out = result[7:0];
59
      alu_carry = result[8];
      alu_zero = !alu_out;
61
63
      end
65 endmodule
```

syn_alu

```
read_sverilog alu.sv
compile
report_timing
report_hierarchy
report_area
write -format verilog -hierarchy -output alu.gate.v
quit!
```

doit.sh

```
1 #!/usr/bin/env bash
  # Jordan Bayles
3 # VLSI HW #2
  # 4/30/2014
  # create the work directory if it doesn't exist
7 if [ ! -d "work" ] ; then
   echo "work does not exist, making it"
   vlib work
  fi
11
  # compile alu.sv if they exist
13 if [ -s "alu.sv" ] ; then
    vlog -novopt alu.sv
15 fi
17 # first run of the simulation
  if [ -s "adder.do" ] ; then
  vsim alu -do alu.do -quiet -c -t 1ps
  fi
21
```

```
23 if [ -s "syn_alu" ] ; then
    dc_shell-xg-t -f syn_alu
25 fi
27 # compile the .gate.v file
  if [ -s "alu.gate.v" ] then
   vlog -novopt alu.gate.v
  fi
31
  vsim alu -do alu.do -quiet -c -t 1ps
  doit_output.txt
1 Model Technology ModelSim SE vlog 6.6a Compiler 2010.03 Mar 19 2010
  -- Compiling module alu
  Top level modules:
    alu
                         Design Compiler Graphical
                               DC Ultra (TM)
                                DFTMAX (TM)
                            Power Compiler (TM)
11
                              DesignWare (R)
                              DC Expert (TM)
                            Design Vision (TM)
13
                             HDL Compiler (TM)
                            VHDL Compiler (TM)
15
                               DFT Compiler
                           Library Compiler (TM)
17
                            Design Compiler(R)
19
             Version E-2010.12-SP2 for linux -- Feb 25, 2011
                  Copyright (c) 1988-2011 Synopsys, Inc.
21
23 This software and the associated documentation are confidential and
  proprietary to Synopsys, Inc. Your use or disclosure of this software
25 is subject to the terms and conditions of a written license agreement
  between you, or your company, and Synopsys, Inc.
  Initializing...
29 read_sverilog alu.sv
  Loading db file '/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/
     Digital_Standard_Cell_Library/synopsys/models/saed90nm_typ_pg.db'
31 Loading db file '/usr/local/apps/synopsys/current_synthesis/libraries/syn/
     gtech.db'
  Loading db file '/usr/local/apps/synopsys/current_synthesis/libraries/syn/
     standard.sldb'
    Loading link library 'saed90nm_typ'
    Loading link library 'gtech'
35 Loading sverilog file '/nfs/stak/students/b/baylesj/vlsi/2/alu.sv'
  Detecting input file type automatically (-rtl or -netlist).
37 Reading with Presto HDL Compiler (equivalent to -rtl option).
```

synthesize alu

```
Running PRESTO HDLC
39 Compiling source file /nfs/stak/students/b/baylesj/vlsi/2/alu.sv
41 Statistics for case statements in always block at line 26 in file
   '/nfs/stak/students/b/baylesj/vlsi/2/alu.sv'
| full/ parallel |
           Line
28 | auto/auto
Presto compilation completed successfully.
49 Current design is now '/nfs/stak/students/b/baylesj/vlsi/2/alu.db:alu'
 Loaded 1 design.
51 Current design is 'alu'.
53 compile
 Information: Evaluating DesignWare library utilization. (UISN-27)
  ______
57 | DesignWare Building Block Library |
                                      Version
  ______
59 | Basic DW Building Blocks
                              | E-2010.12-DWBB_201012.2 |
  | Licensed DW Building Blocks
           Information: There are 5 potential problems in your design. Please run '
    check_design ' for more information. (LINT-99)
65
67
   Beginning Pass 1 Mapping
   -----
   Processing 'alu'
71 Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E
    -2010.12-SP2/DW01/DW01_MUX/str/saed90nm_typ_pg_1448/element.ddc could
    not be written. (SYNOPT-1)
 Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E
    -2010.12-SP2/DW01/DW01_MUX/str/saed90nm_typ_pg_1448_8167_4958/element.
    ddc could not be written. (SYNOPT-1)
73 Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E
    -2010.12-SP2/DW01/DW01_mmux/str/2/saed90nm_typ_pg_1448/element.ddc
    could not be written. (SYNOPT-1)
 Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E
    -2010.12-SP2/DW01/DW01_mmux/str/2/saed90nm_typ_pg_1448_8167_4958/
    element.ddc could not be written. (SYNOPT-1)
75 Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E
    -2010.12-SP2/DW01/DW01_mmux/str/3/saed90nm_typ_pg_1448/element.ddc
```

- could not be written. (SYNOPT-1)
- Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E -2010.12-SP2/DW01/DW01_mmux/str/3/saed90nm_typ_pg_1448_8167_4958/element.ddc could not be written. (SYNOPT-1)
- 77 Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E -2010.12-SP2/DW01/DW01_mmux/str/4/saed90nm_typ_pg_1448/element.ddc could not be written. (SYNOPT-1)
 - Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E -2010.12-SP2/DW01/DW01_mmux/str/4/saed90nm_typ_pg_1448_8167_4958/element.ddc could not be written. (SYNOPT-1)
- 79 Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E -2010.12-SP2/DW01/DW01_mmux/str/5/saed90nm_typ_pg_1448/element.ddc could not be written. (SYNOPT-1)
 - Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E -2010.12-SP2/DW01/DW01_mmux/str/5/saed90nm_typ_pg_1448_8167_4958/element.ddc could not be written. (SYNOPT-1)
- 81 Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E -2010.12-SP2/DW01/DW01_add/rpl/9/saed90nm_typ_pg_1448/element.ddc could not be written. (SYNOPT-1)
 - Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E -2010.12-SP2/DW01/DW01_NAND2/str/saed90nm_typ_pg_1448/element.ddc could not be written. (SYNOPT-1)
- 83 Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E -2010.12-SP2/DW01/DW01_NAND2/str/saed90nm_typ_pg_1448_8167_4958/element .ddc could not be written. (SYNOPT-1)
 - Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E -2010.12-SP2/DW01/DW01_add/rpl/9/saed90nm_typ_pg_1448_8167_4958/element .ddc could not be written. (SYNOPT-1)
- 85 Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E -2010.12-SP2/DW01/DW01_add/cla/9/saed90nm_typ_pg_1448/element.ddc could not be written. (SYNOPT-1)
 - Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E -2010.12-SP2/DW01/DW01_add/cla/9/saed90nm_typ_pg_1448_8167_4958/element .ddc could not be written. (SYNOPT-1)
- 87 Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E -2010.12-SP2/DW01/DW01_inc/rpl/9/saed90nm_typ_pg_1448/element.ddc could not be written. (SYNOPT-1)
 - Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E -2010.12-SP2/DW01/DW01_inc/rp1/9/saed90nm_typ_pg_1448_8167_4958/element .ddc could not be written. (SYNOPT-1)
- 89 Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E -2010.12-SP2/DW01/DW01_dec/rpl/9/saed90nm_typ_pg_1448/element.ddc could not be written. (SYNOPT-1)
 - Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E -2010.12-SP2/DW01/DW01_dec/rpl/9/saed90nm_typ_pg_1448_8167_4958/element .ddc could not be written. (SYNOPT-1)
- 91 Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E -2010.12-SP2/DW01/DW01_NOT/str/saed90nm_typ_pg_1448/element.ddc could not be written. (SYNOPT-1)
 - Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E -2010.12-SP2/DW01/DW01_NOT/str/saed90nm_typ_pg_1448_8167_4958/element. ddc could not be written. (SYNOPT-1)
- 93 Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E -2010.12-SP2/DW01/DW01_addsub/rpl/9/saed90nm_typ_pg_1448/element.ddc

```
could not be written. (SYNOPT-1)
   Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E
       -2010.12-SP2/DW01/DW01_addsub/rpl/9/saed90nm_typ_pg_1448_8167_4958/
       element.ddc could not be written.
                                              (SYNOPT-1)
95 Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E
       -2010.12-SP2/DW01/DW01_addsub/cla/9/saed90nm_typ_pg_1448/element.ddc
       could not be written. (SYNOPT-1)
   Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E
       -2010.12-SP2/DW01/DW01_addsub/cla/9/saed90nm_typ_pg_1448_8167_4958/
       element.ddc could not be written. (SYNOPT-1)
97 Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E
       -2010.12-SP2/DW01/DW01_incdec/rpl/9/saed90nm_typ_pg_1448/element.ddc
       could not be written. (SYNOPT-1)
   Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E
       -2010.12-SP2/DW01/DW01_incdec/rpl/9/saed90nm_typ_pg_1448_8167_4958/
       element.ddc could not be written. (SYNOPT-1)
99 Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E
       -2010.12-SP2/DW01/DW01_sub/rpl/9/saed90nm_typ_pg_1448/element.ddc could
        not be written. (SYNOPT-1)
   Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E
       -2010.12-SP2/DW01/DW01\_sub/rp1/9/saed90nm\_typ\_pg\_1448\_8167\_4958/element
       .ddc could not be written. (SYNOPT-1)
101 Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E
       -2010.12-SP2/DW01/DW01_sub/cla/9/saed90nm_typ_pg_1448/element.ddc could
        not be written. (SYNOPT-1)
   Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E
       -2010.12-SP2/DW01/DW01_sub/cla/9/saed90nm_typ_pg_1448_8167_4958/element
       .ddc could not be written. (SYNOPT-1)
103
     Updating timing information
105 Information: Updating design information... (UID-85)
   Information: Design 'alu' has no optimization constraints set. (OPT-108)
107 Information: Total O isolation cells are inserted. (UPF-214)
109
     Beginning Implementation Selection
     Processing 'alu_DW01_addsub_0'
111
113
     Beginning Mapping Optimizations (Medium effort)
     Structuring 'alu'
115
     Mapping 'alu'
117
      ELAPSED
                            WORST NEG TOTAL NEG DESIGN
                              SLACK
                                        SLACK RULE COST
                                                                      ENDPOINT
119
                   AREA
         -----
       0:00:03
                   1859.8
                                 0.00
                                               0.0
                                                          0.0
121

      0:00:03
      1859.8
      0.00

      0:00:03
      1859.8
      0.00

      0:00:03
      1859.8
      0.00

      0:00:03
      1859.8
      0.00

      0:00:03
      1859.8
      0.00

      0:00:03
      1689.5
      0.00

      0:00:03
      1689.5
      0.00

                                               0.0
                                                          0.0
                                              0.0
                                                          0.0
123
                                              0.0
                                                          0.0
```

125

127

0.0

0.0

0.0

0.0

0.0

0.0

```
0:00:03 1689.5 0.00
                                             0.0
                                                              0.0

      0:00:03
      1689.5
      0.00
      0.0
      0.0

      0:00:03
      1689.5
      0.00
      0.0
      0.0

      0:00:03
      1689.5
      0.00
      0.0
      0.0

      0:00:03
      1689.5
      0.00
      0.0
      0.0

      0:00:03
      1689.5
      0.00
      0.0
      0.0

      0:00:03
      1689.5
      0.00
      0.0
      0.0

129
131
133
135
      Beginning Delay Optimization Phase
137
      ______
139
       ELAPSED
                                WORST NEG TOTAL NEG DESIGN
       TIME AREA
                                SLACK SLACK RULE COST
                                                                         ENDPOINT
141
      _____ ___
          -----

      0:00:03
      1689.5
      0.00

      0:00:03
      1689.5
      0.00

      0:00:03
      1689.5
      0.00

143
                                                   0.0
                                                   0.0
                                                               0.0
                                                   0.0
                                                                 0.0
145
147
                                             (cleanup)
      Beginning Area-Recovery Phase
149
     ELAPSED
                              WORST NEG TOTAL NEG DESIGN
151
                   AREA
                                SLACK SLACK RULE COST
       TIME
                                                                                ENDPOINT
153
       0.0
                                                                 0.0
155
                                                               0.0
157
                                                               0.0
                                                               0.0
159
                                                                 0.0
                                                               0.0
161
                                                               0.0
                                                                 0.0
163
                                                                 0.0
                                                                 0.0
                                                                 0.0
165
   Loading db file '/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/
       Digital_Standard_Cell_Library/synopsys/models/saed90nm_typ_pg.db'
      Optimization Complete
      ______
169
   1
171 report_timing
   Information: Updating graph... (UID-83)
173 Information: Updating design information... (UID-85)
175 ************************
   Report : timing
             -path full
```

-delay max

```
179 -max_paths 1
  Design : alu
181 Version: E-2010.12-SP2
  Date : Wed Apr 30 09:30:34 2014
183 *******************
185 Operating Conditions: TYPICAL Library: saed90nm_typ
  Wire Load Model Mode: enclosed
187
    Startpoint: opcode[0] (input port)
    Endpoint: alu_zero (output port)
189
    Path Group: (none)
191
    Path Type: max
    Des/Clust/Port Wire Load Model Library
193
    ______
                    8000
                                         saed90nm_typ
195
    alu_DW01_addsub_0 8000
                                          saed90nm_typ
197
    Point
                                         Incr
                                                   Path
199
                                         0.00 0.00 r
    input external delay
201
    opcode[0] (in)
                                         0.00
                                                   0.00 r
    U119/QN (INVXO)
                                         0.13
                                                   0.13 f
    U148/QN (NAND3XO)
                                         0.11
                                                   0.24 r
203
    U123/QN (INVXO)
                                         0.31
                                                   0.55 f
                                                   0.55 f
    r30/ADD_SUB (alu_DW01_addsub_0)
                                         0.00
205
    r30/U9/Q (XOR2X1)
                                         0.20
                                                   0.75 r
    r30/U1_0/C0 (FADDX1)
                                         0.15
                                                   0.90 r
207
    r30/U1_1/CO (FADDX1)
                                         0.13
                                                   1.03 r
209 r30/U1_2/CO (FADDX1)
                                                   1.16 r
                                         0.13
    r30/U1_3/CO (FADDX1)
                                         0.13
                                                   1.29 r
   r30/U1_4/C0 (FADDX1)
                                         0.13
                                                   1.42 r
211
    r30/U1_5/C0 (FADDX1)
                                         0.13
                                                   1.55 r
213 r30/U1_6/CO (FADDX1)
                                         0.13
                                                   1.68 r
    r30/U1_7/S (FADDX1)
                                         0.25
                                                   1.93 r
   r30/SUM[7] (alu_DW01_addsub_0)
                                         0.00
                                                   1.93 r
215
    U92/Q (MUX41X1)
                                                   2.07 r
                                         0.14
217 U90/Q (MUX21X1)
                                         0.09
                                                   2.16 r
    U89/Q (MUX21X1)
                                         0.10
                                                   2.26 r
219
    U122/Q (OR4X1)
                                         0.12
                                                   2.39 r
    U120/QN (NOR2XO)
                                         0.04
                                                   2.43 f
    alu_zero (out)
                                         0.00
                                                   2.43 f
221
    data arrival time
                                                    2.43
    -----
223
    (Path is unconstrained)
225
227 1
  report_area
  ***********
231 Report : area
```

Design : alu

```
233 Version: E-2010.12-SP2
  Date : Wed Apr 30 09:30:34 2014
235 ********************
237 Library(s) Used:
239
       saed90nm_typ (File: /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/
          Digital_Standard_Cell_Library/synopsys/models/saed90nm_typ_pg.db)
241 Number of ports:
                                              30
  Number of nets:
                                             146
243 Number of cells:
                                             118
  Number of combinational cells:
                                             117
245 Number of sequential cells:
                                               0
  Number of macros:
                                               0
247 Number of buf/inv:
                                              24
  Number of references:
                                              13
249
  Combinational area:
                            1592.154021
251 Noncombinational area:
                               0.00000
  Net Interconnect area:
                               78.871219
  Total cell area:
                            1592.154021
255 Total area:
                            1671.025240
257 write -format verilog -hierarchy -output alu.gate.v
  Writing verilog file '/nfs/stak/students/b/baylesj/vlsi/2/alu.gate.v'.
   quit!
261
  Thank you...
```