ECE 474: VLSI HW #1

```
fadder.sv
  //one bit full adder
3 //-----
 module fadder(
  input a,
                 //data in a
   input b,
                 //data in b
             //carry in
7 input cin,
   output sum_out, //sum output
9 output c_out //carry output
   );
   wire c1, c2, c3; //wiring needed
11
   assign sum_out = a ^ b ^ cin; //half adder (XOR gate)
   assign c1 = a * cin; //carry condition 1
                           //carry condition 2
//carry condition 3
               = b * cin;
   assign c2
15
               = a * b;
   assign c3
   assign c_{out} = (c1 + c2 + c3);
17
19 endmodule
 adder8.sv
 //-----
2 //8-bit ripple carry adder program
 // author: Jordan Bayles
4 // module: adder8 (8-bit adder)
 // course: ECE 474 (VLSI), HW #1
6 // date: 4/16/2014
 module adder8(
10 input [7:0] a,
                      //data in a
                      //data in b
   input [7:0] b,
   output [7:0] sum_out, //sum output
   output c_out
                       //carry output
14
   );
```

wire [6:0] cx;

(a[0]), (b[0]), .sum_out (sum_out[0]),

(cx[0])

fadder a1(

.c_out

.a

);

16

18

```
fadder a2(
                  (a[1]),
26
     .a
     .b
                  (b[1]),
                  (cx[0]),
28
     .cin
                  (sum_out[1]),
     .sum_out
     .c_out
                  (cx[1])
30
     );
32
     fadder a3(
                  (a[2]),
     .a
34
                  (b[2]),
     .b
                  (cx[1]),
36
     .cin
     .sum_out
                  (sum_out[2]),
     .c_out
                  (cx[2])
38
     );
40
     fadder a4(
42
     . a
                  (a[3]),
     .b
                  (b[3]),
                  (cx[2]),
     .cin
44
                  (sum_out[3]),
     .sum_out
                  (cx[3])
     .c_out
46
    );
48
     fadder a5(
                  (a[4]),
50
     .a
                  (b[4]),
     .b
                  (cx[3]),
52
     .cin
                  (sum_out[4]),
     .sum_out
54
     .c_out
                  (cx[4])
    );
56
     fadder a6(
                  (a[5]),
58
     . a
     .b
                  (b[5]),
                  (cx[4]),
60
     .cin
                  (sum_out[5]),
     .sum_out
     .c_out
                  (cx[4])
62
    );
64
     fadder a7(
     . a
                  (a[6]),
66
     .b
                  (b[6]),
                  (cx[5]),
     .cin
68
     .sum_out
                  (sum_out[6]),
     .c_out
                  (cx[6])
70
     );
72
     fadder a8(
                  (a[7]),
74
     . a
     .b
                  (b[7]),
                  (cx[6]),
76
     .cin
     .sum_out
                  (sum_out[7]),
                  (c_out)
     .c_out
78
```

```
);
80
```

endmodule

```
adder8.do

1 // Jordan Bayles
// VLSI HW #1
```

```
3 // 4/16/2014
5 add list -nodelta
  configure list -strobestart {9 ns} -strobeperiod {10 ns}
7 configure list -usestrobe 1
9 add list -notrigger -hex -width 4 -label a
  add list -notrigger -hex -width 4 -label b
11 add list -notrigger -hex -width 10 -label sum_out
                                                       sum_out
  add list -notrigger -hex -width 8 -label c_out
                                                       c_out
  // test cases
15
  //both zero
17 force a x"0"
 force b x"0"
19 run 10 ns
21 // one zero
 force a x"0"
23 force b x"1"
 run 10 ns
  //neither zero
27 force a x"1"
 force b x"1"
29 run 10 ns
31 //both positive: multiple cases
  force a x"1"
33 force b x"10"
  run 10 ns
  force a x"2"
37 force b x"20"
  run 10 ns
  force a x"10"
41 force b x"1"
  run 10 ns
43
  force a x"20"
45 force b x"2"
  run 10 ns
  force a x"30"
```

```
49 force b x"3"
  run 10 ns
  force a x"40"
53 force b x"4"
  run 10 ns
  force a x"4"
57 force b x"40"
  run 10 ns
  force a x"3"
61 force b x"30"
  run 10 ns
  force a x"50"
65 force b x"5"
  run 10 ns
67
  force a x"5"
69 force b x"50"
  run 10 ns
71
  force a x"60"
73 force b x"6"
  run 10 ns
75
  force a x"6"
77 force b x"60"
  run 10 ns
  force a x"70"
81 force b x"7"
  run 10 ns
83
  force a x"7"
85 force b x"70"
  run 10 ns
87
  force a x"80"
89 force b x"8"
  run 10 ns
  force a x"8"
93 force b x"80"
  run 10 ns
  force a x"5"
97 force b x"5"
  run 10 ns
  force a x"50"
101 force b x"50"
  run 10 ns
```

```
103
  force a x"2"
105 force b x"22"
  run 10 ns
107
   force a x"22"
109 force b x"22"
   run 10 ns
111
   write list adder8.list
   syn_adder 8
  read_sverilog adder8.sv
 2 compile
  report_timing
 4 report_area
  write -format verilog -hierarchy -output adder8.gate.v
 6 quit!
   doit.sh
  #!/bin/bash
 2 # Jordan Bayles
  # VLSI HW #1
 4 # 4/16/2014
 6 # create the work directory if it doesn't exist
   if [ ! -d "work" ] ; then
    echo "work does not exist, making it"
     vlib work
10 fi
12 # compile fadder.sv and adder8.sv if they exist
   if [ -s "fadder.sv" ] ; then
14
   vlog -novopt fadder.sv
  fi
   if [ -s "adder8.sv" ] ; then
   vlog -novopt adder8.sv
   fi
20
   # first run of the simulation
22 if [ -s "adder.do" ] ; then
     vsim adder8 -do adder8.do -quiet -c -t 1ps
24 \, \, \mathbf{fi}
  # synthesize adder8
```

32 # compile the gate library if it hasn't been done yet

28 if [-s "syn_adder8"]; then dc_shell-xg-t -f syn_adder8

30 **fi**

```
if [ -s 'grep adder8 work/_info/*' ] ; then
34
  fi
36
  # compile the .gate.v file
38 if [ -s "adder8.gate.v" ] then
    vlog -novopt adder8.gate.v
40 fi
42 # second run of the simulation
    vsim adder8 -do adder8.do -quiet -c -t 1ps
44
    # compare results of the two runs of simulation
46
    # user message indicating if comparison failed
```