

ECE 474: VLSI HW #2

alu.sv

```
1 module alu(  
    input      [7:0] in_a      , //input a  
    input      [7:0] in_b      , //input b  
    input      [3:0] opcode     , //opcode input  
    output reg  [7:0] alu_out   , //alu output  
    output reg  alu_zero       , //logic '1' when alu_output [7:0] is  
        all zeros  
    output reg  alu_carry       //indicates a carry out from ALU  
);  
  
    // constant values  
    parameter c_add      = 4'h1;  
    parameter c_sub      = 4'h2;  
    parameter c_inc      = 4'h3;  
    parameter c_dec      = 4'h4;  
    parameter c_or       = 4'h5;  
    parameter c_and      = 4'h6;  
    parameter c_xor      = 4'h7;  
    parameter c_shr      = 4'h8;  
    parameter c_shl      = 4'h9;  
    parameter c_onescomp = 4'ha;  
    parameter c_twoscomp = 4'hb;  
  
    reg [8:0] result;          // alu result for finding carries  
  
    // combinational logic / logic gates block  
    always @(*) begin  
  
        case (opcode)  
            c_add:  
                result = in_a + in_b;  
            c_sub:  
                result = in_a + ~in_b + 1;  
            c_inc:  
                result = in_a + 8'b00000001;  
            c_dec:  
                result = in_a - 8'b00000001;  
            c_or:  
                result = in_a | in_b;  
            c_and:  
                result = in_a & in_b;  
            c_xor:  
                result = in_a ^ in_b;  
            c_shr:  
                // in_a[0] becomes the carry bit  
                result = {in_a[0], 1'b0, in_a[7:1]};  
        endcase  
    end
```

```

        c_shl:
47  // implicitly sets alu_carry to value of MSB bit
        result = {in_a[7:0], 1'b0};
49  c_onescomp:
        result = ~in_a;
51  c_twoscomp:
        result = ~in_a + 1;
53  default:
        result = 'x;
55  endcase

57
        // split up the results
59  alu_out = result[7:0];
        alu_carry = result[8];
61  alu_zero = !alu_out;

63  end

65 endmodule

```

syn_alu

```

1 read_sverilog alu.sv
  compile
3 report_timing
  report_hierarchy
5 report_area
  write -format verilog -hierarchy -output alu.gate.v
7 quit!

```

doit.sh

```

1 #!/usr/bin/env bash
  # Jordan Bayles
3 # VLSI HW #2
  # 4/30/2014

5
  # create the work directory if it doesn't exist
7 if [ ! -d "work" ] ; then
    echo "work does not exist, making it"
9   vlib work
    fi
11
    # compile alu.sv if they exist
13 if [ -s "alu.sv" ] ; then
    vlog -novopt alu.sv
15 fi

17 # first run of the simulation
    if [ -s "adder.do" ] ; then
19   vsim alu -do alu.do -quiet -c -t 1ps
    fi
21

```

```

# synthesize alu
23 if [ -s "syn_alu" ] ; then
    dc_shell-xg-t -f syn_alu
25 fi

27 # compile the .gate.v file
    if [ -s "alu.gate.v" ] then
29     vlog -novopt alu.gate.v
    fi
31
    vsim alu -do alu.do -quiet -c -t 1ps

```

doit_output.txt

```

1 Model Technology ModelSim SE vlog 6.6a Compiler 2010.03 Mar 19 2010
-- Compiling module alu
3
Top level modules:
5     alu

7
          Design Compiler Graphical
          DC Ultra (TM)
9           DFTMAX (TM)
          Power Compiler (TM)
11          DesignWare (R)
          DC Expert (TM)
13          Design Vision (TM)
          HDL Compiler (TM)
15          VHDL Compiler (TM)
          DFT Compiler
17          Library Compiler (TM)
          Design Compiler(R)
19
          Version E-2010.12-SP2 for linux -- Feb 25, 2011
21          Copyright (c) 1988-2011 Synopsys, Inc.

23 This software and the associated documentation are confidential and
    proprietary to Synopsys, Inc. Your use or disclosure of this software
25 is subject to the terms and conditions of a written license agreement
    between you, or your company, and Synopsys, Inc.
27
    Initializing...
29 read_sverilog alu.sv
    Loading db file '/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/
        Digital_Standard_Cell_Library/synopsys/models/saed90nm_typ_pg.db'
31 Loading db file '/usr/local/apps/synopsys/current_synthesis/libraries/syn/
    gtech.db'
    Loading db file '/usr/local/apps/synopsys/current_synthesis/libraries/syn/
        standard.sldb'
33    Loading link library 'saed90nm_typ'
        Loading link library 'gtech'
35 Loading sverilog file '/nfs/stak/students/b/baylesj/vlsi/2/alu.sv'
    Detecting input file type automatically (-rtl or -netlist).
37 Reading with Presto HDL Compiler (equivalent to -rtl option).

```

```

Running PRESTO HDLC
39 Compiling source file /nfs/stak/students/b/baylesj/vlsi/2/alu.sv

41 Statistics for case statements in always block at line 26 in file
    '/nfs/stak/students/b/baylesj/vlsi/2/alu.sv'
43 =====
    |                Line                |  full/ parallel  |
45 =====
    |                28                |   auto/auto     |
47 =====
    Presto compilation completed successfully.
49 Current design is now '/nfs/stak/students/b/baylesj/vlsi/2/alu.db:alu'
    Loaded 1 design.
51 Current design is 'alu'.
    alu
53 compile
    Information: Evaluating DesignWare library utilization. (UISN-27)
55
    =====

57 | DesignWare Building Block Library |          Version          | Available
    |
    =====

59 | Basic DW Building Blocks          | E-2010.12-DWBB_201012.2 |      *
    |
    | Licensed DW Building Blocks      |                          |
    |
61 =====

63
    Information: There are 5 potential problems in your design. Please run '
        check_design' for more information. (LINT-99)
65

67
    Beginning Pass 1 Mapping
69 -----
    Processing 'alu'
71 Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E
    -2010.12-SP2/DW01/DW01_MUX/str/saed90nm_typ_pg_1448/element.ddc could
    not be written. (SYNOPT-1)
    Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E
    -2010.12-SP2/DW01/DW01_MUX/str/saed90nm_typ_pg_1448_8167_4958/element.
    ddc could not be written. (SYNOPT-1)
73 Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E
    -2010.12-SP2/DW01/DW01_mmux/str/2/saed90nm_typ_pg_1448/element.ddc
    could not be written. (SYNOPT-1)
    Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E
    -2010.12-SP2/DW01/DW01_mmux/str/2/saed90nm_typ_pg_1448_8167_4958/
    element.ddc could not be written. (SYNOPT-1)
75 Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E
    -2010.12-SP2/DW01/DW01_mmux/str/3/saed90nm_typ_pg_1448/element.ddc

```

could not be written. (SYNOPT-1)

Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E-2010.12-SP2/DW01/DW01_mmux/str/3/saed90nm_typ_pg_1448_8167_4958/element.ddc could not be written. (SYNOPT-1)

77 Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E-2010.12-SP2/DW01/DW01_mmux/str/4/saed90nm_typ_pg_1448/element.ddc could not be written. (SYNOPT-1)

Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E-2010.12-SP2/DW01/DW01_mmux/str/4/saed90nm_typ_pg_1448_8167_4958/element.ddc could not be written. (SYNOPT-1)

79 Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E-2010.12-SP2/DW01/DW01_mmux/str/5/saed90nm_typ_pg_1448/element.ddc could not be written. (SYNOPT-1)

Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E-2010.12-SP2/DW01/DW01_mmux/str/5/saed90nm_typ_pg_1448_8167_4958/element.ddc could not be written. (SYNOPT-1)

81 Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E-2010.12-SP2/DW01/DW01_add/rpl/9/saed90nm_typ_pg_1448/element.ddc could not be written. (SYNOPT-1)

Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E-2010.12-SP2/DW01/DW01_NAND2/str/saed90nm_typ_pg_1448/element.ddc could not be written. (SYNOPT-1)

83 Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E-2010.12-SP2/DW01/DW01_NAND2/str/saed90nm_typ_pg_1448_8167_4958/element.ddc could not be written. (SYNOPT-1)

Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E-2010.12-SP2/DW01/DW01_add/rpl/9/saed90nm_typ_pg_1448_8167_4958/element.ddc could not be written. (SYNOPT-1)

85 Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E-2010.12-SP2/DW01/DW01_add/cla/9/saed90nm_typ_pg_1448/element.ddc could not be written. (SYNOPT-1)

Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E-2010.12-SP2/DW01/DW01_add/cla/9/saed90nm_typ_pg_1448_8167_4958/element.ddc could not be written. (SYNOPT-1)

87 Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E-2010.12-SP2/DW01/DW01_inc/rpl/9/saed90nm_typ_pg_1448/element.ddc could not be written. (SYNOPT-1)

Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E-2010.12-SP2/DW01/DW01_inc/rpl/9/saed90nm_typ_pg_1448_8167_4958/element.ddc could not be written. (SYNOPT-1)

89 Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E-2010.12-SP2/DW01/DW01_dec/rpl/9/saed90nm_typ_pg_1448/element.ddc could not be written. (SYNOPT-1)

Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E-2010.12-SP2/DW01/DW01_dec/rpl/9/saed90nm_typ_pg_1448_8167_4958/element.ddc could not be written. (SYNOPT-1)

91 Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E-2010.12-SP2/DW01/DW01_NOT/str/saed90nm_typ_pg_1448/element.ddc could not be written. (SYNOPT-1)

Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E-2010.12-SP2/DW01/DW01_NOT/str/saed90nm_typ_pg_1448_8167_4958/element.ddc could not be written. (SYNOPT-1)

93 Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E-2010.12-SP2/DW01/DW01_addsub/rpl/9/saed90nm_typ_pg_1448/element.ddc

could not be written. (SYNOPT-1)
Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E
-2010.12-SP2/DW01/DW01_addsub/rpl/9/saed90nm_typ_pg_1448_8167_4958/
element.ddc could not be written. (SYNOPT-1)
95 Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E
-2010.12-SP2/DW01/DW01_addsub/cla/9/saed90nm_typ_pg_1448/element.ddc
could not be written. (SYNOPT-1)
Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E
-2010.12-SP2/DW01/DW01_addsub/cla/9/saed90nm_typ_pg_1448_8167_4958/
element.ddc could not be written. (SYNOPT-1)
97 Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E
-2010.12-SP2/DW01/DW01_incdec/rpl/9/saed90nm_typ_pg_1448/element.ddc
could not be written. (SYNOPT-1)
Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E
-2010.12-SP2/DW01/DW01_incdec/rpl/9/saed90nm_typ_pg_1448_8167_4958/
element.ddc could not be written. (SYNOPT-1)
99 Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E
-2010.12-SP2/DW01/DW01_sub/rpl/9/saed90nm_typ_pg_1448/element.ddc could
not be written. (SYNOPT-1)
Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E
-2010.12-SP2/DW01/DW01_sub/rpl/9/saed90nm_typ_pg_1448_8167_4958/element
.ddc could not be written. (SYNOPT-1)
101 Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E
-2010.12-SP2/DW01/DW01_sub/cla/9/saed90nm_typ_pg_1448/element.ddc could
not be written. (SYNOPT-1)
Warning: Cache element /nfs/stak/students/b/baylesj/synopsys_cache_E
-2010.12-SP2/DW01/DW01_sub/cla/9/saed90nm_typ_pg_1448_8167_4958/element
.ddc could not be written. (SYNOPT-1)

103

Updating timing information

105 Information: Updating design information... (UID-85)

Information: Design 'alu' has no optimization constraints set. (OPT-108)

107 Information: Total 0 isolation cells are inserted. (UPF-214)

109 Beginning Implementation Selection

111 Processing 'alu_DW01_addsub_0'

113 Beginning Mapping Optimizations (Medium effort)

115 Structuring 'alu'

Mapping 'alu'

117

	ELAPSED		WORST NEG	TOTAL NEG	DESIGN	
119	TIME	AREA	SLACK	SLACK	RULE COST	ENDPOINT
	-----	-----	-----	-----	-----	
121	0:00:03	1859.8	0.00	0.0	0.0	
	0:00:03	1859.8	0.00	0.0	0.0	
123	0:00:03	1859.8	0.00	0.0	0.0	
	0:00:03	1859.8	0.00	0.0	0.0	
125	0:00:03	1859.8	0.00	0.0	0.0	
	0:00:03	1689.5	0.00	0.0	0.0	
127	0:00:03	1689.5	0.00	0.0	0.0	

```

129      0:00:03      1689.5      0.00      0.0      0.0
131      0:00:03      1689.5      0.00      0.0      0.0
133      0:00:03      1689.5      0.00      0.0      0.0

```

135

137 Beginning Delay Optimization Phase

139

```

141      ELAPSED          WORST NEG TOTAL NEG  DESIGN
      TIME            AREA      SLACK      SLACK  RULE COST      ENDPOINT
-----
143      0:00:03      1689.5      0.00      0.0      0.0
      0:00:03      1689.5      0.00      0.0      0.0
145      0:00:03      1689.5      0.00      0.0      0.0

```

147

Beginning Area-Recovery Phase (cleanup)

149

```

151      ELAPSED          WORST NEG TOTAL NEG  DESIGN
      TIME            AREA      SLACK      SLACK  RULE COST      ENDPOINT
-----
153      0:00:03      1689.5      0.00      0.0      0.0
155      0:00:03      1689.5      0.00      0.0      0.0
      0:00:03      1671.0      0.00      0.0      0.0
157      0:00:03      1671.0      0.00      0.0      0.0
      0:00:03      1671.0      0.00      0.0      0.0
159      0:00:03      1671.0      0.00      0.0      0.0
      0:00:03      1671.0      0.00      0.0      0.0
161      0:00:03      1671.0      0.00      0.0      0.0
      0:00:03      1671.0      0.00      0.0      0.0
163      0:00:03      1671.0      0.00      0.0      0.0
      0:00:03      1671.0      0.00      0.0      0.0
165      0:00:03      1671.0      0.00      0.0      0.0

```

Loading db file '/nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/
Digital_Standard_Cell_Library/synopsys/models/saed90nm_typ_pg.db'

167

Optimization Complete

169

1

171 report_timing

Information: Updating graph... (UID-83)

173 Information: Updating design information... (UID-85)

175 *****

Report : timing

```

177      -path full
      -delay max

```

```

179      -max_paths 1
      Design : alu
181 Version: E-2010.12-SP2
      Date   : Wed Apr 30 09:30:34 2014
183 *****

185 Operating Conditions: TYPICAL   Library: saed90nm_typ
      Wire Load Model Mode: enclosed
187
      Startpoint: opcode[0] (input port)
189      Endpoint: alu_zero (output port)
      Path Group: (none)
191      Path Type: max

193  Des/Clust/Port      Wire Load Model      Library
-----
195  alu                  8000                  saed90nm_typ
      alu_DW01_addsub_0  8000                  saed90nm_typ
197
      Point                      Incr          Path
-----
199  input external delay          0.00          0.00 r
201  opcode[0] (in)                0.00          0.00 r
      U119/QN (INVX0)             0.13          0.13 f
203  U148/QN (NAND3X0)            0.11          0.24 r
      U123/QN (INVX0)             0.31          0.55 f
205  r30/ADD_SUB (alu_DW01_addsub_0) 0.00          0.55 f
      r30/U9/Q (XOR2X1)           0.20          0.75 r
207  r30/U1_0/CO (FADDX1)          0.15          0.90 r
      r30/U1_1/CO (FADDX1)         0.13          1.03 r
209  r30/U1_2/CO (FADDX1)          0.13          1.16 r
      r30/U1_3/CO (FADDX1)         0.13          1.29 r
211  r30/U1_4/CO (FADDX1)          0.13          1.42 r
      r30/U1_5/CO (FADDX1)         0.13          1.55 r
213  r30/U1_6/CO (FADDX1)          0.13          1.68 r
      r30/U1_7/S (FADDX1)          0.25          1.93 r
215  r30/SUM[7] (alu_DW01_addsub_0) 0.00          1.93 r
      U92/Q (MUX41X1)             0.14          2.07 r
217  U90/Q (MUX21X1)              0.09          2.16 r
      U89/Q (MUX21X1)             0.10          2.26 r
219  U122/Q (OR4X1)               0.12          2.39 r
      U120/QN (NOR2X0)            0.04          2.43 f
221  alu_zero (out)                0.00          2.43 f
      data arrival time           2.43
223  -----
      (Path is unconstrained)
225

227 1
      report_area
229
      *****
231 Report : area
      Design : alu

```



```

233 Version: E-2010.12-SP2
      Date   : Wed Apr 30 09:30:34 2014
235 *****

237 Library(s) Used:

239     saed90nm_typ (File: /nfs/guille/a1/cadlibs/synop_lib/SAED_EDK90nm/
      Digital_Standard_Cell_Library/synopsys/models/saed90nm_typ_pg.db)

241 Number of ports:                30
      Number of nets:              146
243 Number of cells:               118
      Number of combinational cells: 117
245 Number of sequential cells:     0
      Number of macros:            0
247 Number of buf/inv:             24
      Number of references:        13
249
      Combinational area:          1592.154021
251 Noncombinational area:          0.000000
      Net Interconnect area:       78.871219
253
      Total cell area:             1592.154021
255 Total area:                    1671.025240
      1
257 write -format verilog -hierarchy -output alu.gate.v
      Writing verilog file '/nfs/stak/students/b/baylesj/vlsi/2/alu.gate.v'.
259 1
      quit!
261
      Thank you...

```
