

hws

bin

└ dc-syn (TCL synthesis script)

logs

└ synth-log (output from DC)

reports

└ area

└ cells-used

└ check-design

└ delay

└ gate-miscompares

└ gate-sdf-miscompares

└ hold-error

└ rtl-miscompares

└ rtl-synth-error

rtl-src

└ gcd.sv

tb-src

└ tb.sv

sdfout

└ gcd.gate.sdf

vectors

└ golden-data

└ input-data

└ output-data-rtl

└ output-data-gate

└ output-data-gate-sdf

vlogout

└ gcd.gate.v

work

└ lots of stuff!

dohle

doit