


Number VREF	Pin	Name/Function	Optional Function(s) Configuration Function	Dedicated Tx/Rx Channel	Emulated LVDS Output Channel	IO Performance	E144 (2)
VREFB <sup>*</sup>	B1N0 IO			DIFFIO_RX_L1n	DIFFOUT_L1n	Low_Speed	
VREFB*				DIFFIO_RX_L1p	DIFFOUT_L1p	Low_Speed	
VREFB <sup>2</sup> VREFB <sup>2</sup>				DIFFIO_RX_L3n DIFFIO_RX_L3p	DIFFOUT_L3n DIFFOUT_L3p	Low_Speed Low Speed	
VREFB'				DIFFIO_RX_L3p	DIFFOUT L5n	Low_Speed	
VREFB <sup>2</sup>	B1N0 IO			DIFFIO_RX_L5p	DIFFOUT_L5p	Low_Speed	
VREFB*				DIFFIO_RX_L7n	DIFFOUT_L7n	Low_Speed	
VREFB <sup>2</sup> VREFB <sup>2</sup>			UTAGEN	DIFFIO_RX_L7p	DIFFOUT_L7p	Low_Speed	
VREFB'			TMS	DIFFIO RX L17n	DIFFOUT L17n	Low_Speed	
VREFB*			TCK	DIFFIO_RX_L17p	DIFFOUT_L17p	Low_Speed	
VREFB <sup>2</sup>			TDI TDI	DIFFIO_RX_L18n	DIFFOUT_L18n	Low_Speed	
VREFB'			TDO	DIFFIO_RX_L18p	DIFFOUT_L18p	Low_Speed	
VREFB <sup>*</sup> VREFB <sup>*</sup>				DIFFIO_RX_L20n DIFFIO_RX_L20p	DIFFOUT_L20n DIFFOUT_L20p	Low_Speed Low_Speed	
VREFB*				DIFFIO_RX_L22n	DIFFOUT_L22n	Low_Speed	
VREFB <sup>2</sup>				DIFFIO_RX_L22p	DIFFOUT_L22p	Low_Speed	
2 VREFB2			CLK0n	DIFFIO_RX_L28n	DIFFOUT_L28n	High_Speed	
2 VREFB2 2 VREFB2			CLK0p CLK1n	DIFFIO_RX_L28p DIFFIO_RX_L36n	DIFFOUT_L28p DIFFOUT_L36n	High_Speed	
2 VREFB2			CLK1p	DIFFIO_RX_L36p	DIFFOUT_L36p	High_Speed High_Speed	
2 VREFB2			VREFB2N0		Επ. 1 001_230β	T light_Opcod	
2 VREFB2	B2N0 IO						
2 VREFB2			PLL_L_CLKOUTn	DIFFIO_RX_L59n	DIFFOUT_L59n	High_Speed	
2 VREFB2			PLL_L_CLKOUTp	DIFFIO_RX_L59p	DIFFOUT_L59p	High_Speed	
3 VREFB3				DIFFIO_TX_RX_B1n DIFFIO_TX_RX_B1p	DIFFOUT_B1n DIFFOUT B1p	High_Speed High_Speed	
3 VREFB				DIFFIO_TX_RX_B3n	DIFFOUT_B3n	High_Speed	
3 VREFB	B3N0 IO			DIFFIO_TX_RX_B3p	DIFFOUT_B3p	High_Speed	
3 VREFB	B3N0 IO			DIFFIO_TX_RX_B5n	DIFFOUT_B5n	High_Speed	
3 VREFB				DIFFIO_TX_RX_B5p	DIFFOUT_B5p	High_Speed	
3 VREFB3			VREFB3N0	DIFFIO_TX_RX_B15n	DIFFOUT_B15n	High_Speed	
3 VREFB			VICE DOING	DIFFIO TX RX B15p	DIFFOUT B15p	High_Speed	
3 VREFB	B3N0 IO					J.:	
3 VREFB	B3N0 IO		CLK6n	DIFFIO_TX_RX_B18n	DIFFOUT_B18n	High_Speed	
3 VREFB			CLK6p	DIFFIO_TX_RX_B18p	DIFFOUT_B18p	High_Speed	
3 VREFB3			CLK7n CLK7p	DIFFIO_TX_RX_B20n DIFFIO_TX_RX_B20p	DIFFOUT_B20n DIFFOUT_B20p	High_Speed High_Speed	
4 VREFB			VREFB4N0	DIFFIO_TA_RA_B20p	ДІГРОО I_В20р	High_Speed	
4 VREFB4			VICE BING				
4 VREFB	B4N0 IO			DIFFIO_TX_RX_B39n	DIFFOUT_B39n	High_Speed	
4 VREFB				DIFFIO_TX_RX_B39p	DIFFOUT_B39p	High_Speed	
4 VREFB4 4 VREFB4				DIFFIO TX RX B45n	DIFFOUT B45n	High Chood	
4 VREFB				DIFFIO_TX_RX_B45n DIFFIO_TX_RX_B45p	DIFFOUT_B45h DIFFOUT B45p	High_Speed High_Speed	
4 VREFB				DIFFIO TX RX B49n	DIFFOUT B49n	High_Speed	
4 VREFB				DIFFIO_TX_RX_B49p	DIFFOUT_B49p	High_Speed	
4 VREFB				DIFFIO_TX_RX_B57n	DIFFOUT_B57n	High_Speed	
4 VREFB			DUD	DIFFIO_TX_RX_B57p	DIFFOUT_B57p	High_Speed	
5 VREFBS			RUP CONTRACTOR CONTRAC	DIFFIO_RX_R1p DIFFIO_RX_R2p	DIFFOUT_R1p DIFFOUT_R2p	High_Speed High_Speed	
5 VREFB			RDN	DIFFIO_RX_R1n	DIFFOUT_R1n	High_Speed	
5 VREFB	B5N0 IO			DIFFIO_RX_R2n	DIFFOUT_R2n	High_Speed	
5 VREFB				DIFFIO_RX_R29p	DIFFOUT_R29p	High_Speed	
5 VREFB				DIEEIO DV Doo	DIFFOLIT DOS	11:1-0	
5 VREFBS			VREFB5N0	DIFFIO_RX_R29n	DIFFOUT_R29n	High_Speed	
5 VREFB				DIFFIO RX R32p	DIFFOUT_R32p	High_Speed	
5 VREFB	B5N0 IO			DIFFIO_RX_R33p	DIFFOUT_R33p	High_Speed	
5 VREFB	B5N0 IO			DIFFIO_RX_R32n	DIFFOUT_R32n	High_Speed	
5 VREFB			OL KO	DIFFIO_RX_R33n	DIFFOUT_R33n	High_Speed	
6 VREFB6			CLK2p CLK2n	DIFFIO_RX_R38p DIFFIO_RX_R38n	DIFFOUT_R38p DIFFOUT_R38n	High_Speed High_Speed	
6 VREFB			CLK3p	DIFFIO_RX_R38fi DIFFIO_RX_R40p	DIFFOUT_R38fi DIFFOUT_R40p	High_Speed High_Speed	
6 VREFB			CLK3n	DIFFIO_RX_R40n	DIFFOUT_R40n	High_Speed	
6 VREFB	B6N0 IO			DIFFIO_RX_R42p	DIFFOUT_R42p	High_Speed	
6 VREFB			DDOLKO	DIFFIO_RX_R42n	DIFFOUT_R42n	High_Speed	
6 VREFB6			DPCLK3 VREFB6N0	DIFFIO_RX_R50p	DIFFOUT_R50p	High_Speed	
6 VREFB			DPCLK2	DIFFIO_RX_R50n	DIFFOUT_R50n	High_Speed	
6 VREFB	B6N0 IO			DIFFIO_RX_R51p	DIFFOUT_R51p	High_Speed	
6 VREFB	B6N0 IO			DIFFIO_RX_R52p	DIFFOUT_R52p	High_Speed	
6 VREFB				DIFFIO_RX_R51n	DIFFOUT_R51n	High_Speed	
6 VREFB6				DIFFIO_RX_R52n DIFFIO_RX_R69p	DIFFOUT_R52n DIFFOUT_R69p	High_Speed High_Speed	
6 VREFB				DIFFIO_RX_R69p DIFFIO_RX_R69n	DIFFOUT_R69p	High_Speed High_Speed	
7 VREFB	B7N0 IO			DIFFIO_RX_T1p	DIFFOUT_T1p	High_Speed	
7 VREFB	B7N0 IO			DIFFIO_RX_T1n	DIFFOUT_T1n	High_Speed	
7 VREFB			VREFB7N0		DIFFO:		
7 VREFB				DIFFIO_RX_T20p	DIFFOUT_T20p	High_Speed	
7 VREFB				DIFFIO_RX_T20n DIFFIO_RX_T30p	DIFFOUT_T20n DIFFOUT_T30p	High_Speed High_Speed	
7 VREFB				DIFFIO_RX_130p DIFFIO_RX_T30n	DIFFOUT_130p DIFFOUT_T30n	High_Speed	
8 VREFB	B8N0 IO			DIFFIO_RX_T42p	DIFFOUT_T42p	Low_Speed	
8 VREFB	B8N0 IO		DEV_CLRn	DIFFIO_RX_T42n	DIFFOUT_T42n	Low_Speed	
8 VREFB			DEV_OE				
8 VREFB			VREFB8N0	+			
8 VREFB8			CONFIG_SEL	DIFFIO_RX_T45p	DIFFOUT_T45p	Low_Speed	<del></del>
OLVE FEB	UIU UVIIC			10_1\Λ_140	143D	ILOW OPERU	Ī



	GND		48
	GND		142
	GND		48 142 137
	GND		121
	GND		115 112
	GND		112
	GND		104
	VCCIO1A		9
	VCCIO1B		24
	VCCIO2		31
	VCCIO3		54
	VCCIO3		45
	VCCIO4		67
	VCCIO5		67 78
	VCCIO6		94
	VCCIO6		94 103 113
	VCCIO7		113
	VCCIO8		139
	VCCIO8		122
	VCCA1		122 35
	VCCA2		34
	VCCA3		5
	VCCA3		107
	VCCA4		143
	VCCA5		71
	VCCA6		2
	VCC_ONE		73
	VCC_ONE		73 72
	VCC_ONE		47
	VCC ONE		37
	VCC_ONE VCC_ONE		36
	VCC ONE		47 37 36 144 114 109
	VCC_ONE VCC_ONE		114
	VCC ONE		109
	VCC_ONE VCC_ONE		108
1	VCC_ONE		1

(1) For more information about pin definition and pin connection guidelines, refer to the

GND GND GND GND

MAX 10 FPGA Device Family Pin Connection Guidelines.

(2) The E144-pin package has an exposed ground pad at the bottom of the package. The exposed ground pad is used for electrical connectivity and not for thermal purposes. You must connect the exposed ground pad to the ground plane of the PCB.

(intel)	FPGA	Pin Information for the MAX <sup>®</sup> 10 10M50SC Dev Version 2017.02		
Date	Version	Changes Made		
September 2014	2014.09.22	Initial release.		
December 2014	2014.12.15	-Updated the BOOT_SEL pin name to CONFIG_SEL pin name.		
December 2014		-Removed differential pair pins for non-differential function support.		
May 2015	2015.05.08	Added note (2) to Pin List E144.		
December 2016	2016.12.23	Removed I/O performance for single-ended pins.		
February 2017	2017.02.21	Rebranded as Intel.		