0401 校队 训练 第一次

笔记本: 笔记本

创建时间: 2017/3/23 15:18 **更新时间:** 2017/3/30 21:07

位置: 四川省,中国

标签: 笔记, 编程, 电子, 竞赛, 通知

https://github.com/pidan1231239/frequency_control/

@全体成员 开工啦.校队初次训练题按照每个人为单位进行制作,具体题目要求参照群文件《2017初次训练题.pdf》,所用基本元器件由校队统一进行发

元件发放时间: 3月25日星期六上午9:30~11:30;

元件发放地点:立人楼B306 发放单份元件列表为:

DAC0832×2,TL082×2,DIP20芯片座×2,DIP8芯片座×2,杜邦线20P×1,洞洞板×1,8P拨码开关×1,其他所需电阻电容可在元件发放时间内在B306适量自取。

同时校队提供MSPEXP430F5529LP评估板借用,如有需要,请在该次训练题测评当天及时归还。

另外本次训练题不提供额外的元件申请。

可编程状态变量型低通滤效器

一、任务

使用两片 TL082。两片 DAC0832。一个 8 包的拨码开关和一个接键开关,以及若干的电阻和电容。设计并制作一个可编程的状态变量型低道滤波器。其组成如下图所示。



二、要求

1. 基本要求

滤波器的通常增益为12dB,截止频率方在200Hz-3kHz 的范围内可调,在24.处 滤波器的增益不超过2dB。方通过拨码开关设置。按键术用于对设置进行确认。

2. 发挥部分

在滤波器电路板上增加一个 2.54mm 的 12 针 IDC 插座, 电路板通过该插座与单片 机连接。一旦连接了单片机, 拨码开关和按键开关对滤波器的设置就不再起作用了。 而是由单片机来设置滤波器的 6.并显示所设置的频率。如果没有连接单片机、则任然 由按码开关和接键开关来设置滤波器的 6.

提示:要想办法让拨码开关和按键开关的驱动能力远低于单片机的驱动能力。

三、说明

- 1. 该题目而向校队的每个队员,也欢迎院队的同学选作:
- 2. 制作所需元器件由大学生创新基地统一发放:
- 3. 学生在規定时间內(一周內)完成制作调試,4月2日(星期日)上午9:30-11:30 交至基地。作品統一到基地測試,由教師給出成绩,具体測試时间積后通知。

DAC0830 Series Application Hints (Continued)





FIGURE 6.



可编程有源滤波器.doc 2017/3/26 11:57, 108 KB

图 9-13 是可编程低通滤波器,基本上是一种 2 阶巴特沃兹滤波器。为使 Q = 0.707, 反馈放大器的增益 A = 3-(1/Q) = 1.586。输入放大器量差动输入型,但任一输入接地均可作为单端输入放大器。滤波器通带增益为 1.586,放大器增益为 0 dB。反馈电阻 R₃= 100 $k\Omega/1.586 = 63 k\Omega_o$

ж11/1.586 = 63 kΩ。 采用最容易获得的电容 C_1 和 $C_2(0.1~\mu F)$, 無据最低频率 f=10 Hz 时, 计算出电阻 R_0 , 则 $R_0=1/2\pi\times1\times10^{-6}\times10=159.2$ k Ω_0 当频率为 20 Hz 时, R_0 为 10 Hz 的一半, 即为 79.6 k Ω_1 当频率为 40 Hz 时为 39.8 k Ω_0 改定越率为 30 Hz 时, 位 A 和 B 都为低电平, R_0 为 53.33 k Ω_0 通过设定 A~B 的 1~15 扒龙,截止频率可在 10 Hz~150 Hz 范围内改变。因要申联模拟开关的导通电阻,为了尽量减小误差, R_0 采用了较高阻值。当 R_0 采用最低阻值为 20 k Ω 时,模拟开关若导通电阻为 50 Ω_1 则截止频率比计算值低 0.25%。本电路的步进频率为 10 Hz。若步进频率为 100 Hz。电容 C_1 和 C_2 可改为 0.01 μ F。



四、典型D/A转换DAC0832芯片

8位并行、中速(建立时间1us)、电流型、低廉(10~20元)

- ① 引脚和逻辑结构
- ② DAC0832与微机系统的连接
- ③ 应用举例

DAC0830/DAC0832 8-Bit µP Compatible,

, Double-Buffered D to A Converters



March 2002

DAC0830/DAC0832

8-Bit µP Compatible, Double-Buffered D to A Converters

General Description

General Description

The DAC0330 is an advanced CMOS/Si-Cr 8-bit multiplying DAC designed to interface directly with the 8080, 8048, 8085, 280°, and other popular microprocessors. A depost ablicon-chromatim-R-2R resister ladder network divides the reference current and provides the circuit with excellent Range maximum linearity error over temperature. The Care Range maximum linearity error over temperature in 100°C current switches and control logic to achieve the power consumption and low output leakage currence errors. Special croutsly provides TTL logic input voltage level compatibility.


Double buffering allows these DACs to output a voltage corresponding to one digital word while holding the maximum digital word. This permits the simultaneous updating of any number of DACs.

The DAC0330 series are the 8-bit members of a family of the DAC0330 series are the 8-bit members of a family of the series of the control of the

The DAC0830 series are the 8-bit members of a family of microprocessor-compatible DACs (MICRO-DAC™).

Key Specifications


Typical Application















8th Order Programmable Low Pass Analog Filter Using Dual 12-Bit DACs

by Bill Slattery

INTRODUCTION

This application note describes the design of a low pass analog filter whose cutoff frequency can be programmed from 100Hz to 50Hz. The filter is designed as a plug in expansion board for IBM PC ATXIT* or competibles. A high order filter function is implemented, giving a very fast roil off in the transition band. This design resilizes an 8th order function with a roll-off equalling 48dBoxtes. The not also discusses some of the tradeoffs and practical limits to the programmed to the process of the second section of the tradeoffs.

The design is based on a 2nd order universal active filter, as shown in Figure 1. The required performance is achieved by cascading four of these 2nd order stages.



Circums I Universal Action Filts

The cutoff frequency of the filter is determined by R3, R4, C1 and C2. Digital control of the cutoff frequency is achieved by replacing resistors R3 and R4 in each stage y CMOS Multiplying Digital to Analog Converters (DACs). The DAC is in effect configured as a digitally pro-

grammable resistance.

To have securate control of cutoff frequency, R3 and R4 within each stage must be closely matched. This is best achieved by replacing these two resistors with a monolithic dual 12-bit DAC. Analog Devices produces a range of suitable dual 12-bit DACs, the AD7537, AD7547 and AD7549. Since these have two DACs on one-hip, DAC resistance matching will be in the order of 0.5%. Additionally, the use of 12-bit DACs ensures excellent resolution

*IBM PC AT/XT is a trademark of International Susiness Machine

over the wide range of cutoff frequencies which can be

Applications for this filter include Industrial Process
Control, Automatic Test Equipment (ATE), Sonar Signal
Processing, Instrumentation, Audio Systems and Data
Acquisition Systems. In Digital Signal Processing (DSP)
applications, it can be used as the front end, low pess,

THE OLITER BUNCTION

A 2nd order low pass filter function is given by

$$\frac{V_{OUT}^{(n)}}{V_{O}(n)} = \frac{A_0\omega_0^2}{n^2 + m_0^2 + m_0^2}$$
 (1)

NAMES OF STREET

ω_O = 3dB bendwidth (cutoff frequency)

Q = circuit Q factor

A_O = gain at ω = ω_O

The universal active filter shown in Figure 1 has a 2nd order low pass transfer function given by

$$\frac{V_{OUT}^{IA}}{V_{M}^{IAI}} = \frac{\frac{RSR8}{R1R6} \left(\frac{1}{C1R3}\right)^{2}}{s^{2} + \frac{RSR8}{R2R6} \left(\frac{1}{C1R3}\right)^{s} + \left(\frac{1}{C1R3}\right)^{2}}$$
(2)

when R3 = R4 R7 = R8

and C1 = C2

By comparing coefficients between Equations (1) and (2)


$$A_0 = \frac{R5R8}{R1R6}$$

$$Q = \frac{R2R6}{R5R8} \tag{4}$$

$$\omega_0 = \frac{1}{\text{C1R3}}$$
 (5)


hence
$$f_0 = \frac{1}{2\pi C1 R3}$$
 (filter cutoff frequency) (6)

DIGITAL-TO-ANALOG CONVERTERS 8-153




1 = VREF RI+RI/R3/ Ra Vo= - 7/Rf = 3x 121x 11/26. XE C= 7.67x/0-11 F = 767 NF






 $f_{p} = \frac{0.37}{27RC}$ $180 = \frac{0.3}{27RC}$





上说明了这条管道的 定送数据。 信道的容量是 b 位/秒 信道的容量是 b 位/秒 信道的容量是 b 位/秒 作道的容量是 b 位/秒 在一个数据帧 E 1/b 秒。在一个数据帧 E 1/b 秒。再经过 R/2 秒的 延 收方,再经过的,而 R 秒是

货输回来总是有一个非 0 g 地是忙的。但是,如果这1 可编程状态变量型价值流波器 通用有源滤、液器设计





域也会引起一些严重的问题。 域也会引起一些严重的问题。 发了,那该怎么办呢?在 失了,那该怎么办呢?在 发到达板损坏的帧到过 。 发到达的正确帧呢?前 经图 3.16 中,我们 经验这个问题。





· HN





禊复

; (b) 接收方的窗口尺

L理错误。一种す



P= 0.37 120 = 0.37 27×4011×103×C C=81.6 PF