SIC, SIC/XE Instructions

Mnemonic	Format	Opcode	Effect	Notes	
ADD m			A < (A) + (mm+2)		
ADDF m	3/4	58	F < (F) + (mm+5)	ΧF	
ADDR r1,r2	2	90	r2 < (r2) + (r1)	X	
			A < (A) & (mm+2)		
CLEAR r1			r1 < 0	X	
			A : (mm+2)		
COMPF m			F: (mm+5)	X F C	
COMPR r1, r2			(r1) : (r2)	X F C	
DIV m					
DIVF m		64		ΧF	
DIVR r1, r2			(r2) < (r2) / (r1)	X	
FIX	1	C4	A < (F) [convert to integer]	X F	
FLOAT	1	C0	F < (A) [convert to floating]		
HIO	1	F4	Halt I/O channel number (A)	D Y	
J m	3/4	3C	PC < m	1 2	
JEQ m	3/4	30	PC < m if CC set to =		
~	3/4	34	PC < m if CC set to >		
JGT m	3/4	38			
JLT m					
JSUB m	3/4	48			
LDA m	3/4	00		3.7	
LDB m	3/4			X	
LDCH m	3/4				
LDF m	3/4	70		ΧF	
LDL m	3/4	08	L < (mm+2)		
LDS m	3/4		S < (mm+2)	X	
LDT m	3/4	74	T < (mm+2)	X	
LDX m	3/4	04	X < (mm+2)		
LPS m	3/4		Load processor status from information beginning at address m	PΧ	
MUL m		20			
MULF m	3/4	60	F < (F) * (mm+5)	X F	
MULR r1,r2	2	98	r2 < (r2) * (r1)	X	
NORM	1	C8	F < (F) [normalized]	X F	
OR m	3/4	44	$A < (A) \mid (mm+2)$		
RD m	3/4	D8	A [rightmost byte] < data from device specified by (m)	P	
RMO r1, r2	2	AC	r2 < (r1)	X	
RSUB	3/4	4C	PC < (L)		
SHIFTL r1,n	2	A4	<pre>r1 < (r1); left circular shift n bits. {In assembled</pre>	X	
SHIFTR r1,n	2	A8	<pre>instruction, r2=n-1} r1 < (r1); right shift n bits with vacated bit positions set equal to leftmost bit of (r1). {In assembled instruction,</pre>	Х	
SIO	1	FO	<pre>r2=n-1} Start I/O channel number (A); address of channel program is given by (S)</pre>	P X	

Mnemonic	Format	Opcode	Effect	No	otes
SSK m	3/4	EC	Protection key for address m < (A) (see Section 6.2.4)	PΣ	ζ
STA m	3/4	0C	mm+2 < (A)		
STB m	3/4	78	mm+2 < (B)	Σ	ζ
STCH m	3/4	54	m < (A) [rightmost byte]		
STF m	3/4	80	mm+5 < (F)	Σ	ζ
STI m	3/4	D4	<pre>Interval timer value<(mm+2)</pre>	PΣ	ζ
STL m	3/4	14	mm+2 < (L)		
STS m	3/4	7C	mm+2 < (S)	Σ	ζ
STSW m	3/4	E8	mm+2 < (SW)	P	
STT m	3/4	84	mm+2 < (T)	Σ	ζ
STX m	3/4	10	mm+2 < (X)		
SUB m	3/4	1C	A < (A) - (mm+2)		
SUBF m	3/4	5C	F < (F) - (mm+5)	Σ	KF
SUBR r1,r2	2	94	r2 < (r2) - (r1)	Σ	ζ
SVC n	2	В0	<pre>Generate SVC interrupt. {In assembled instruction, r1=n}</pre>	Σ	ζ
TD m	3/4	ΕO	Test device specified by (m)	P	C
TIO	1	F8	Test I/O channel number (A)	PΣ	C C
TIX m	3/4	2C	X < (X) + 1; (X) : (mm+2)		C
TIXR r1	2	В8	X < (X) + 1; (X) : (r1)	Σ	C C
WD m	3/4	DC	Device specified by $(m) < (A)$	P	
			<pre>[rightmost byte]</pre>		

Note:

- P Privilege instruction
- old x Instruction available only on XE version
- F Floating point instruction
- C Condition code CC set to indicate result of operation (<,=,or >)