Octave Keyboard with AutoPlay

Daniel Chen and Vivian Hu

August 26, 2014

The goal of this project was to create a simple one octave keyboard mapped to buttons with the additional capability to autoplay "Kids" by MGMT when a switch is turned on. When the buttons corresponding to notes are pressed, the appropriate notes are played through the speaker, and LEDs which correspond to the keys light up. The LEDs can be disabled using a switch.

This project was created by Vivian Hu and Daniel Chen in Summer 2014 at Dartmouth College for the Digital Electronics (ENGS031/COSC056) course. This report goes over the implementation, design, and usage of the final product, which implements all of these features.

1	Intr	oduction: The Problem
2	Des 2.1 2.2 2.3 2.4	Ign Solution Specifications Operating Instructions Theory of Operation Construction and Debugging
3	Eva	uation of Design
4	Con	clusions and Recommendations
5	Ack 5.1 5.2	nowledgments Vivian's Contributions Daniel's Contributions
6	Ref	erences
7	App	endix
	7.1^{-}	System level diagrams
		7.1.1 Front Panel
		7.1.2 Block Diagram
		7.1.3 Schematic Diagram
		7.1.4 Package Map
		7.1.5 External Components
	7.2	Programmed Logic
		7.2.1 State Diagrams
		7.2.2 VHDL Code
		7.2.3 Resource utilization
		7.2.4 UCF
	7.3	Memory Map
	7.4	Timing Diagram
	7.5	Data Sheets

1 Introduction: The Problem

The problem that this project solves is the creation of a one-octave keyboard, and the ability to produce certain sounds through circuit logic. An additional issue is representing the song that will be autoplayed.

2 Design Solution


2.1 Specifications

The inputs to this circuit are:

- 8 Buttons that map to the notes to play (bottom right of image to the right).
- An LED disable switch which disables LED output.
- An AutoPlay switch which enables the playing of "Kids" by MGMT.


The outputs to the circuit are:

- 8 LEDs which correspond to the notes being played.
- A speaker which outputs the notes appropriate to the song or specified by the keys.



The picture shown below displays the datapath and control of the circuit. The controller (a finite state machine) takes in all of the inputs and outputs the LEDs. It emits a signal corresponding to the note that needs to be output (a copy of the LED output) which is the Phase Accumulator receives. The data from the Phase Accumulator transfers to the Sine LUT, which goes to the Pulse Width Modulator...

For more information on how the circuit works, see section 2.3 "Theory of Operation."



2.2 Operating Instructions

Set up Circuit

To set up the one-octave keyboard circuit, you will need:

- Xilinx ISE Design Suite 14.4
- Digilent Adept
- The source code or the programming file
- 1 x Digilent NEXYS 3 Spartan 6 FPGA
- 2 x 4 button Digilent Button Module
- 1 x Digilent PmodBB
- 1 x Digilent PmodAMP2
- 1 x Speaker

Here are the steps to get the circuit running:

- 1. (If no bit file) Open the project in Xilinx, generate the programming file.
- 2. Plug in FPGA (NEXYS 3 Spartan 6) into computer.
- 3. Insert Digilent Button Modules in the top of JA1 and the top of JB1 on the NEXYS 3.
- 4. Insert the Digilent PmodBB into JD1.
- 5. Insert the PmodAMP2 into the top of J4 on the PmodBB.
- 6. Connect the speaker to J2 on PmodAMP2.
- 7. Set up the RC circuit on the PmodBB.
- 8. Open Digilent Adept, select bit file to program the FPGA.

Playing notes

To play notes, press the buttons on the FPGA corresponding to the notes that you want to play. There are two rows of four buttons. The top four buttons represent low c, d, e and f, while the bottom four buttons are g, a, b and high c.

Only one note can be played at a time (first note pressed takes priority), and user-inputted notes only play when the auto-play switch is off.

Auto-play "Kids" by MGMT

To play "Kids" by MGMT, simply flip the AutoPlay switch on. You cannot create additional notes at this time using the buttons.

Disable LEDs

To disable the LEDs that light up corresponding to the notes that are pressed, simply turn on the LED disable switch.

2.3 Theory of Operation

The key component of our keyboard project is the geneneration of sine waves of varying frequencies using a technique called direct digital synthesis (DDS). To implement this, we use a combination of a phase accumulator and a sine wave lookup table (LUT) to produce wave samples of specific frequencies. In the place of a digital-to-analog converter, we use a pulse width modulator (PWM) to convert these sine wave samples to audio.

8 different buttons (button module extensions on the FPGA), or "key" serve as the main "playable" interface of the keyboard. In VHDL, the keys are represented as an 8-bit bus input to the controller, where each bit represents a different note. Because our keyboard is monophonic, the controller checks each bit in

succession from low to high C and outputs the first note it detects to the FreqLUT. As a result, only one bit in the 8-bit key_out vector received by ToneFreq-LUT should be high at a time; otherwise, when no button is being pressed, all bits are '0'. This prevents conflicts when multiple buttons are pressed at once. The controller also takes in an LED_disable input that disables the LEDs and a song_enable that automatically plays back a pre-programmed song (here "Kids" by MGMT).

Key_out is then used as an index of sorts into the ToneFreq-LUT, which contains the pre-calculated phase increment values for each note, which is related to the desired frequency in the following way where N represents the bit size of the accumulator and fclk is the frequency of the clock. We use N=13 here. This increment value is then passed on to the phase accumulator.

The phase accumulator is essentially an incrementer composed of an adder and a register which increases by the increment value every clock cycle. However, although the system is running at a frequency of about 50MHz in order to reduce noise, in actuality the phase accumulator is updating at a frequency of around 10kHz, at the clk10 signal given by the PWMCounter. As a result, clk10 here serves as an enable. The phase produced by the accumulator is then passed as an input address to the SineLUT. However, because our SineLUT only takes an 8-bit phase, only the 8 most significant bits are used.

To obtain wave samples, this value is then used as an index into a SineLUT supplied by the Xilinx Core Generator. Rather than having to generate all the samples of a waveform everytime, the values of a 2^M (where M is the bit size of our phase) sample wave are simply stored in block memory (BRAM) for easy access. The SineLUT generates a 10-bit sample for conversion by the PWM.

The PWM maps the amplitude of the signal to a square wave pulse by comparing the sample value (which needs to be first converted from two's complement to unsigned offset binary) to a counter value. When the count is less than the sample, the comparator output is a '1'; otherwise the output is a '0'. In order to send the clk10 enable to the phase accumulator at a 10kHz frequency, the PWM counter also generates a terminal count signal every 5,000 clock cycles.

The signal then passes through an off-board low-pass RC filter that reduces higher frequency signal noise before passing the tone through to the speaker.

Our circuit also features the additional functionality of automatically playing a pre-programed song when given the song_enable signal. Most of this work is done by the controller state-machine (ie which note or sequence to go to next). However, in order to get the song to play at an appropriate speed, we implemented an additional BeatCounter that counts at a rate of about 240 beats per minute. When the signal to autoplay the song is given, the controller sends a count_en signal and a number count_to to the beat counter letting it know how long to "hold" the note before sending the terminal tc_tick back to the controller to move on to the next note/state.

2.4 Construction and Debugging

To build the circuit, we began by building and testing the DDS and PWM. The

3 Evaluation of Design

Our solution is

4 Conclusions and Recommendations

The original goal of our project was to simply make a one-octave keyboard that plays all the notes in C major. LEDs would light up when notes were played, unless an "LED disable" switch was turned on.

At the end, we were not only able to accomplish our original goal of the simple keyboard but also to add an additional autoplay feature that played "Kids" by MGMT.

For future groups looking to create this project, we would recommend that they really take the time to understand the operation of the circuit before jumping into the project. Another important consideration is to remember to synchronize the inputs and debounce the buttons throughout the project's creation.

5 Acknowledgments

We would like to thank Eric Hansen and Dave Picard for their support and mentorship throughout not only this project but also the course. We would also like to thank the other students of Digital Electronics as well as the TAs. We'd also like to thank MGMT for an awesome song that conveniently contains itself to a single octave.

5.1 and 5.2 list the contributions for each partner. Although both partners had their hands in most aspects of the project, some components generally had one partner who was more involved in its creation.

5.1 Vivian's Contributions

- Circuit Design
- DDS, PWM, FreqLUT, PlayCount
- RC Circuit
- Block Diagrams

5.2 Daniel's Contributions

- Majority of the controller, including auto-play
- Design and creation of song auto-play, state diagram
- Top level
- Diagrams
- LaTeX for report
- Git creation/management

6 References

- [1] Cordesses, Lionel. "Direct Digital Synthesis: A Tool for Periodic Wave Generation." *IEEE Signal Processing Magazine*. IEEE, July 2004. Web.
- [2] Hansen, Eric. Lab Assignment 1. N.p.: ENGS128 Advanced Digital System Design, Spring 2011. PDF.
- [3] Introduction to Direct Digital Synthesis. San Jose: Intel Corporation, June 1991. PDF.
- [4] Palacheria, Amar. Using PWM to Generate Analog Output. N.p.: Microchip Technology Inc., 1997. PDF.

7 Appendix

List of Figures

1	Annotated Digital Photo of Project
2	State Diagram Defaults
3	User Play State Diagram
4	Autoplay State Diagram
5	OctaveKeyboardTop.vhd
6	Controller.vhd
7	DDS.vhd
8	PWM.vhd
9	PlayCount.vhd
10	FreqLUT.vhd
11	Advanced HDL Synthesis Report
12	Device Utilization Summary
13	UCF file
14	PmodAMP2 Data Sheet Page 1/2
15	PmodAMP2 Data Sheet Page 2/2
16	PmodBB Schematic
\mathbf{List}	of Tables
1	Parts List

7.1 System level diagrams

7.1.1 Front Panel




Figure 1: Annotated Digital Photo of Project

- 7.1.2 Block Diagram
- 7.1.3 Schematic Diagram
- 7.1.4 Package Map
- 7.1.5 External Components

Table 1: Parts List				
Reference	Quantity	Description		
Nexys3	1	Digilent Nexys3 board		
PmodBTN	2	Digilent PmodBTN Push Button. 4 buttons		
PmodAMP2	1	Digilent Amplifier for monophonic output		
PmodBB	1	Digilent Bread board		
Speaker	1	Any generic speaker with standard input		

7.2 Programmed Logic

7.2.1 State Diagrams

For simplicity, the state machine for this program is represented in two state diagrams. The first, "User Play State Diagram," represents the state machine for when the user is given input through the buttons. The second, "Autoplay State Diagram," represents the state machine when the autoplay mode is on. Both state diagrams share an idle state. If the song enable switch if off, the "User Play State Diagram" should be used. If it is turned on, the "Autoplay State Diagram" should be used.

The program starts at the idle state in the "User Play State Diagram." If the song enable switch is turned on, the state jumps to autoidle in the "Autoplay State Diagram." Otherwise, the state changes depending on the user's input.

```
Default Values if unspecified:
next_state <= curr_state;
out <= (others => '0');
key_out <= output;
count_out <= "0001";
repeat_tick <= '0';
beat_en <= '0';
```

Figure 2: State Diagram Defaults




Figure 3: User Play State Diagram




Figure 4: Autoplay State Diagram

7.2.2 VHDL Code

46

Figure 5: OctaveKeyboardTop.vhd

```
-- Company: ENGS 31
   -- Engineer: Vivian Hu, Daniel Chen
   -- Create Date: 19:58:26 08/12/2014
   -- Design Name:
   -- Module Name: OctaveKeyboardTop - Behavioral
   -- Project Name: OctaveKeyboard
   -- Target Devices:
   -- Tool versions:
   -- Description: Top level VHDL module for keyboard
   -- Dependencies:
13
14
   -- Revision:
   -- Revision 0.01 - File Created
   -- Additional Comments:
18
   library IEEE;
20
   use IEEE.STD_LOGIC_1164.ALL;
   use IEEE.NUMERIC_STD.ALL;
22
   library UNISIM;
^{24}
   use UNISIM.VComponents.all;
25
26
   entity OctaveKeyboardTop is
27
                             Generic ( ACCUMSIZE
28
                  INDEXSIZE
                              : integer := 8;
                                                   -- SineLUT index bitsize
29
                             : integer := 10); -- SineLUT out bitsize
                  LUTOUT
30
31
       Port ( clk
                         : in
                                STD_LOGIC;
                          : in
                                STD_LOGIC_VECTOR (7 downto 0);
              keys
33
              led_disable : in STD_LOGIC;
              song_enable : in STD_LOGIC;
35
              tone
                          : out STD_LOGIC;
               shutdown : out STD_LOGIC;
37
              led_out
                          : out STD_LOGIC_VECTOR (7 downto 0));
   end OctaveKeyboardTop;
39
   architecture Behavioral of OctaveKeyboardTop is
41
       -- signals for 100MHz to 50Mhz clk divider
43
                     : std_logic := '0';
       signal clk_en
44
       signal slowclk
                           : std_logic;
45
```

```
signal led_disable_sync : std_logic := '0';
47
       signal song_enable_sync : std_logic := '0';
48
       -- mapping signals
50
       signal step : std_logic_vector(ACCUMSIZE-1 downto 0) := (others => '0');
       signal controllerKeys : std_logic_vector(7 downto 0) := (others => '0');
52
       signal phase : std_logic_vector(INDEXSIZE-1 downto 0) := (others => '0');
53
       signal lutfreq : std_logic_vector(15 downto 0) := (others => '0');
54
       signal reg_en : std_logic := '0';
55
       signal tempo_en : std_logic := '0';
56
       signal keyDB : std_logic_vector(7 downto 0) := (others => '0');
       signal countDone : std_logic := '0';
       signal count : std_logic_vector(3 downto 0) := (others => '0');
59
        -- BEGIN component declarations
61
       COMPONENT Controller
62
           PORT ( clk
                                  : in
                                             STD_LOGIC;
63
                                  : in
                   key_in
                                             STD_LOGIC_VECTOR (7 downto 0);
                   led_disable
                                  : in
                                             STD_LOGIC;
65
                   song_enable
                                  : in
                                             STD_LOGIC;
                   beat_tick
                                  : in
                                             STD_LOGIC;
67
                                  : out
                   beat_en
                                             STD_LOGIC;
68
                                  : out
                                             STD_LOGIC_VECTOR(3 downto 0);
                   count_out
69
                                  : out
                   key_out
                                             STD_LOGIC_VECTOR (7 downto 0);
                                  : out
                                             STD_LOGIC_VECTOR (7 downto 0));
                   led_out
71
       END COMPONENT;
72
73
       COMPONENT FreqLUT
74
           PORT ( clk
                               : in
                                         STD_LOGIC;
75
                               : in
                                         STD_LOGIC_VECTOR (7 downto 0);
76
                   increment : out
                                         STD_LOGIC_VECTOR (ACCUMSIZE-1 downto 0));
77
       END COMPONENT;
78
       COMPONENT DDS
80
           PORT ( clk
                          : in
                                    STD_LOGIC;
                   clk10 : in
                                    STD_LOGIC;
82
                           : in STD_LOGIC_VECTOR(ACCUMSIZE-1 downto 0);
                   step
                           : out STD_LOGIC_VECTOR(INDEXSIZE-1 downto 0));
                   phase
84
       END COMPONENT;
86
       COMPONENT PWM
           PORT ( clk
                               : in
                                         STD_LOGIC:
88
                              : in
                                         STD_LOGIC_VECTOR(LUTOUT-1 downto 0);
                   sample
89
                   slowclk
                              : out
                                         STD_LOGIC;
90
                   pulse
                               : out
                                         STD_LOGIC);
91
       END COMPONENT;
92
93
       COMPONENT SinLUT
94
           PORT ( aclk
                                       : in STD_LOGIC;
95
                   s_axis_phase_tvalid : in STD_LOGIC;
96
                   s_axis_phase_tdata : in STD_LOGIC_VECTOR(7 DOWNTO 0);
97
                   m_axis_data_tvalid : out STD_LOGIC;
```

```
m_axis_data_tdata : out STD_LOGIC_VECTOR(15 DOWNTO 0));
        END COMPONENT;
100
101
        COMPONENT debounce
102
            PORT ( clk
                             : in
                                         STD_LOGIC;
103
                     switch : in
                                       STD_LOGIC;
                     dbswitch : out
                                         STD_LOGIC);
105
        END COMPONENT;
107
        COMPONENT PlayCount is
            PORT ( clk
                                       : in
                                                 STD_LOGIC;
109
                                     : in
                                                 STD_LOGIC;
                     count_en
                                                 STD_LOGIC_VECTOR (3 downto 0);
                     count_to
                                     : in
111
                     tc_tick
                                       : out
                                                 STD_LOGIC);
112
        END COMPONENT;
113
         -- END component declarations
114
115
    begin
116
117
         -- synchronizer for auto-play-song switch input
118
        SynchronizeSwitches: process(clk)
119
        begin
120
             if rising_edge(clk) then
                 led_disable_sync <= led_disable;</pre>
122
                 song_enable_sync <= song_enable;</pre>
             end if;
124
        end process SynchronizeSwitches;
126
         -- slow main clock down by half (here: 100Mhz to 50Mhz)
        clkDivider: process(clk)
128
        begin
129
             if rising_edge(clk) then
130
                 clk_en <= NOT(clk_en);</pre>
             end if;
132
        end process clkDivider;
134
         -- map signals
135
        shutdown <= '1';</pre>
                                       -- tie shutdown signal high for speaker pmod
136
137
        slowclk_buf: BUFG
138
             Port map ( I => clk_en,
139
                         0 => slowclk );
141
        debouncer0: debounce
143
             Port map ( clk => slowclk,
                          switch => keys(0),
145
                          dbswitch => keyDB(0) );
147
        debouncer1: debounce
             Port map ( clk => slowclk,
149
```

```
switch => keys(1),
150
                          dbswitch => keyDB(1) );
151
152
        debouncer2: debounce
153
             Port map ( clk => slowclk,
154
                          switch => keys(2),
                          dbswitch => keyDB(2) );
156
        debouncer3: debounce
158
             Port map ( clk => slowclk,
                          switch => keys(3),
160
                          dbswitch => keyDB(3) );
161
162
        debouncer4: debounce
163
             Port map ( clk => slowclk,
164
                          switch => keys(4),
165
                          dbswitch => keyDB(4) );
166
        debouncer5: debounce
168
             Port map ( clk => slowclk,
169
                          switch => keys(5),
170
                          dbswitch => keyDB(5) );
171
172
        debouncer6: debounce
173
             Port map ( clk => slowclk,
                          switch => keys(6),
175
                          dbswitch => keyDB(6) );
176
177
        debouncer7: debounce
             Port map ( clk => slowclk,
179
                          switch => keys(7),
180
                          dbswitch => keyDB(7) );
181
182
        KeyControl: Controller
183
                                       => slowclk,
184
             PORT MAP ( clk
                          key_in
                                          => keyDB,
185
                          led_disable => led_disable_sync,
186
                          song_enable => song_enable_sync,
187
                          beat_tick
                                        => countdone,
188
                                          => tempo_en,
189
                          beat_en
                          count_out
                                       => count,
190
                                       => controllerKeys,
                          key_out
                          led_out
                                          => led_out);
192
        KeyFrequencies: FreqLUT
194
             PORT MAP (
                          clk
                                       => slowclk,
                          key_in
                                          => controllerKeys,
196
                          increment
                                         => step);
198
        PhaseAccum: DDS
199
             PORT MAP ( clk
                                       => slowclk,
200
```

```
clk10
                                     => reg_en,
201
                         step
                                     => step,
202
                                      => phase);
                         phase
204
        PulseWM: PWM
            PORT MAP ( clk
                                        => slowclk,
206
                         sample
                                       => lutfreq(9 downto 0),
207
                         slowclk
                                        => reg_en,
208
                         pulse
                                      => tone);
209
210
        SinFreqs: SinLUT
211
            PORT MAP ( aclk
                                                => slowclk,
212
                         s_axis_phase_tvalid => '1',
213
                         s_axis_phase_tdata
                                                 => phase,
                         m_axis_data_tvalid
                                                 => open,
215
                                               => lutfreq);
                         m_axis_data_tdata
216
217
        kidsCounter: PlayCount
            PORT MAP
                         ( clk => slowclk,
219
                           count_en => tempo_en,
                           count_to => count,
221
                           tc_tick => countDone);
223
    end Behavioral;
```

Figure 6: Controller.vhd

```
-- Company: ENGS041 14X
   -- Engineer: Vivian Hu and Daniel Chen
   -- Create Date:
                      14:49:26 08/11/2014
   -- Design Name: Controller FSM
   -- Module Name: Controller - Behavioral
   -- Project Name: Octave Keyboard
   -- Target Devices: Spartan 6
   -- Tool versions:
   -- Description: Basic controller which converts to monotone.
11
12
   -- Dependencies:
13
   -- Revision:
15
   -- Revision 0.01 - File Created
   -- Additional Comments:
19
   library IEEE;
20
   use IEEE.STD_LOGIC_1164.ALL;
   use IEEE.NUMERIC_STD.ALL;
22
23
   entity Controller is
24
       Port (
                   clk
                              : in STD_LOGIC;
25
                             : in STD_LOGIC_VECTOR(7 downto 0);
                  key_in
26
                  led_disable : in STD_LOGIC;
                   song_enable : in STD_LOGIC;
28
                  beat_tick : in STD_LOGIC;
                   beat_en : out STD_LOGIC;
30
                   count_out : out STD_LOGIC_VECTOR(3 downto 0);
                  key_out : out STD_LOGIC_VECTOR(7 downto 0);
32
                  led_out
                             : out STD_LOGIC_VECTOR(7 downto 0));
   end Controller;
34
35
   architecture Behavioral of Controller is
36
        type statetype is (idle, low_c, d, e, f, g, a, b, high_c, autoidle,
37
           intro1c, intro1cr, intro1d, intro1dr, intro1e, intro1er, intro1g, intro1gr,
            enda, endar, endb, enda2, endg, endgr, ende, endd,
39
           intro2c, intro2a, intro2ar, intro2b, intro2br, intro2g, intro2gr
           );
41
       signal curr_state, next_state : statetype := idle;
        signal output : STD_LOGIC_VECTOR (7 downto 0) := (others => '0');
43
       signal reps : STD_LOGIC := '1';
       signal introSelector : STD_LOGIC := '0';
45
        signal repeat_tick : STD_LOGIC := '0';
46
   begin
47
       StateUpdate: process(clk)
49
```

```
begin
50
              if rising_edge(clk) then
51
                  curr_state <= next_state;</pre>
              end if;
53
         end process StateUpdate;
55
         CombLogic: process(curr_state, next_state, key_in, led_disable, output,
56
                               beat_tick, song_enable, introSelector)
57
         begin
58
              -- defaults
59
              next_state <= curr_state;</pre>
60
              output <= (others => '0');
61
              key_out <= output;</pre>
62
              count_out <= "0001";
              repeat_tick <= '0';
64
              beat_en <= '0';</pre>
65
66
              if (led_disable = '1') then
                  led_out <= (others => '0');
68
              else
                  led_out <= output;</pre>
70
              end if;
72
              case curr_state is
74
                  when idle =>
75
76
                       if song_enable = '1' then
77
                            next_state <= autoidle;</pre>
78
                       elsif key_in(7) = '1' then
79
                            next_state <= low_c;</pre>
80
                       elsif key_in(6) = '1' then
81
                            next_state <= d;</pre>
82
                       elsif key_in(5) = '1' then
83
                            next_state <= e;</pre>
                       elsif key_in(4) = '1' then
85
                            next_state <= f;</pre>
                       elsif key_in(3) = '1' then
87
                            next_state <= g;</pre>
                       elsif key_in(2) = '1' then
89
                            next_state <= a;</pre>
                       elsif key_in(1) = '1' then
91
                            next_state <= b;</pre>
92
                       elsif key_in(0) = '1' then
93
                            next_state <= high_c;</pre>
94
                       else
95
                            next_state <= idle;</pre>
96
                       end if;
97
98
                  when low_c =>
99
                       output <= "10000000";
100
                       if key_in(7) = 0, then
101
```

```
next_state <= idle;</pre>
102
                        end if;
103
                   when d =>
105
                        output <= "01000000";</pre>
                        if key_in(6) = 0, then
107
                             next_state <= idle;</pre>
108
                        end if;
109
110
                   when e =>
111
                        output <= "00100000";
112
                        if key_in(5) = 0, then
113
                             next_state <= idle;</pre>
114
                        end if;
115
116
                   when f =>
117
                        output <= "00010000";
118
                        if key_in(4) = 0, then
119
                             next_state <= idle;</pre>
120
                        end if;
122
                   when g =>
                        output <= "00001000";
124
                        if key_in(3) = 0, then
                             next_state <= idle;</pre>
126
                        end if;
128
                   when a =>
129
                        output <= "00000100";</pre>
130
                        if key_in(2) = 0, then
131
                             next_state <= idle;</pre>
                        end if;
133
134
                   when b =>
135
                        output <= "00000010";</pre>
                        if key_in(1) = 0, then
137
                             next_state <= idle;</pre>
                        end if;
139
                   when high_c =>
141
                        output <= "00000001";</pre>
                        if key_in(0) = 0, then
143
                             next_state <= idle;</pre>
                        end if;
145
146
                   when autoidle =>
147
                        beat_en <= '1';</pre>
148
                        output <= (others => '0');
149
                        if (beat_tick = '1') then
150
                             next_state <= intro1c;</pre>
151
                        end if;
152
```

153

```
when intro1c =>
154
                        beat_en <= '1';</pre>
155
                        output <= "10000000";</pre>
                        count_out <= "0001";
157
                        if (song_enable = '0') then
                             next_state <= idle;</pre>
159
                        elsif(beat_tick = '1') then
                             next_state <= intro1cr;</pre>
161
                        end if;
162
163
164
                   when intro1cr =>
165
                        beat_en <= '1';</pre>
166
                        output <= "00000000";</pre>
167
                        count_out <= "0001";
168
                        if (song_enable = '0') then
169
                             next_state <= idle;</pre>
170
                        elsif(beat_tick = '1') then
171
                             next_state <= intro1d;</pre>
172
                        end if;
174
                   when intro1d =>
176
                        beat_en <= '1';</pre>
                        output <= "01000000";
178
                        count_out <= "0001";</pre>
                        if (song_enable = '0') then
180
                             next_state <= idle;</pre>
181
                        elsif(beat_tick = '1') then
182
                             next_state <= intro1dr;</pre>
183
                        end if;
184
185
186
                   when intro1dr =>
187
                        beat_en <= '1';</pre>
                        output <= "00000000";
189
                        count_out <= "0001";</pre>
                        if (song_enable = '0') then
191
                             next_state <= idle;</pre>
                        elsif(beat_tick = '1') then
193
                             next_state <= intro1e;</pre>
                        end if;
195
197
                   when intro1e =>
198
                        beat_en <= '1';</pre>
199
                        output <= "00100000";
200
                        count_out <= "0001";
201
                        if (song_enable = '0') then
202
                             next_state <= idle;</pre>
203
                        elsif(beat_tick = '1') then
204
                             next_state <= intro1er;</pre>
205
```

```
end if;
206
207
                   when intro1er =>
209
                        beat_en <= '1';</pre>
                        output <= "00000000";</pre>
211
                        count_out <= "0001";
                        if (song_enable = '0') then
213
                             next_state <= idle;</pre>
214
                        elsif(beat_tick = '1') then
215
                             next_state <= intro1g;</pre>
216
                        end if;
217
218
                   when intro1g =>
220
                        beat_en <= '1';</pre>
221
                        output <= "00001000";
222
                        count_out <= "0001";
                        if (song_enable = '0') then
224
                             next_state <= idle;</pre>
                        elsif(beat_tick = '1') then
226
                             next_state <= intro1gr;</pre>
                        end if;
228
230
                   when intro1gr =>
                        beat_en <= '1';</pre>
232
                        output <= "00000000";
233
                        count_out <= "0001";</pre>
234
                        if (song_enable = '0') then
235
                             next_state <= idle;</pre>
236
                        elsif(beat_tick = '1') then
237
                             next_state <= enda;</pre>
238
                        end if;
239
241
                   when enda =>
                        beat_en <= '1';</pre>
243
                        output <= "00000100";</pre>
                        count_out <= "0001";
245
                        if (song_enable = '0') then
                             next_state <= idle;</pre>
247
                        elsif(beat_tick = '1') then
                             next_state <= endar;</pre>
249
                        end if;
250
251
252
                   when endar =>
                        beat_en <= '1';</pre>
254
                        output <= "00000000";</pre>
255
                        count_out <= "0001";
256
                        if (song_enable = '0') then
257
```

```
next_state <= idle;</pre>
258
                        elsif(beat_tick = '1') then
259
                             next_state <= endb;</pre>
                        end if;
261
263
                    when endb =>
264
                        beat_en <= '1';</pre>
265
                        output <= "00000010";</pre>
266
                        count_out <= "0001";
267
                        if (song_enable = '0') then
268
                             next_state <= idle;</pre>
269
                        elsif(beat_tick = '1') then
270
                             next_state <= enda2;</pre>
271
                        end if;
272
273
274
                   when enda2 =>
                        beat_en <= '1';</pre>
276
                        output <= "00000100";</pre>
                        count_out <= "0010";
278
                        if (song_enable = '0') then
                             next_state <= idle;</pre>
280
                        elsif(beat_tick = '1') then
                             next_state <= endg;</pre>
282
                        end if;
284
285
                    when endg =>
286
                        beat_en <= '1';</pre>
287
                        output <= "00001000";</pre>
                        count_out <= "0001";
289
                        if (song_enable = '0') then
290
                             next_state <= idle;</pre>
291
                        elsif(beat_tick = '1') then
                             next_state <= endgr;</pre>
293
                        end if;
295
                    when endgr =>
297
                        beat_en <= '1';</pre>
                        output <= "00000000";
299
                        count_out <= "0001";</pre>
                        if (song_enable = '0') then
301
                             next_state <= idle;</pre>
302
                        elsif(beat_tick = '1') then
303
                             next_state <= ende;</pre>
304
                        end if;
305
306
307
                    when ende =>
308
                        beat_en <= '1';</pre>
309
```

```
output <= "00100000";</pre>
310
                        count_out <= "1001";
311
                        if (song_enable = '0') then
                             next_state <= idle;</pre>
313
                        elsif(beat_tick = '1') then
                             next_state <= endd;</pre>
315
                        end if;
317
318
                   when endd =>
319
                        beat_en <= '1';</pre>
320
                        output <= "01000000";</pre>
321
                        count_out <= "1000";
322
                        if (beat_tick = '1') then
324
                             repeat_tick <= '1';</pre>
325
326
                             if (introSelector = '0') then
                                  next_state <= intro1c;</pre>
328
                             else
                                  next_state <= intro2c;</pre>
330
                             end if;
332
                        elsif (song_enable = '0') then
                             next_state <= idle;</pre>
334
                        end if;
336
337
                   when intro2c =>
338
                        beat_en <= '1';</pre>
339
                        output <= "00000001";</pre>
                        count_out <= "0010";
341
                        if (song_enable = '0') then
342
                             next_state <= idle;</pre>
343
                        elsif(beat_tick = '1') then
                             next_state <= intro2a;</pre>
345
                        end if;
347
                   when intro2a =>
349
                        beat_en <= '1';</pre>
                        output <= "00000100";
351
                        count_out <= "0001";</pre>
                        if (song_enable = '0') then
353
                             next_state <= idle;</pre>
354
                        elsif(beat_tick = '1') then
355
                             next_state <= intro2ar;</pre>
356
                        end if;
357
358
359
                   when intro2ar =>
360
                        beat_en <= '1';</pre>
361
```

```
output <= "00000000";</pre>
362
                        count_out <= "0001";
363
                        if (song_enable = '0') then
                             next_state <= idle;</pre>
365
                        elsif(beat_tick = '1') then
                             next_state <= intro2b;</pre>
367
                        end if;
368
369
                   when intro2b =>
371
                        beat_en <= '1';</pre>
                        output <= "00000010";</pre>
373
                        count_out <= "0001";
374
                        if (song_enable = '0') then
                             next_state <= idle;</pre>
376
                        elsif(beat_tick = '1') then
377
                             next_state <= intro2br;</pre>
378
                        end if;
379
380
                   when intro2br =>
382
                        beat_en <= '1';</pre>
                        output <= "00000000";
384
                        count_out <= "0001";</pre>
                        if (song_enable = '0') then
386
                             next_state <= idle;</pre>
387
                        elsif(beat_tick = '1') then
388
                             next_state <= intro2g;</pre>
389
                        end if;
390
391
                   when intro2g =>
393
                        beat_en <= '1';</pre>
394
                        output <= "00001000";
395
                        count_out <= "0001";
                        if (song_enable = '0') then
397
                             next_state <= idle;</pre>
                        elsif(beat_tick = '1') then
399
                             next_state <= intro2gr;</pre>
                        end if;
401
403
                   when intro2gr =>
404
                        beat_en <= '1';</pre>
405
                        output <= "00000000";
406
                        count_out <= "0001";
407
                        if (song_enable = '0') then
408
                             next_state <= idle;</pre>
409
                        elsif(beat_tick = '1') then
410
                             next_state <= enda;</pre>
411
                        end if;
412
```

413

```
when others =>
414
                      next_state <= idle;</pre>
415
416
             end case;
417
         end process CombLogic;
419
420
         RepeatCounter: process(clk, repeat_tick, reps, introselector)
421
         begin
422
             if (rising_edge(clk)) then
423
                  if (repeat_tick = '1') then
424
                       if (reps = '1') then
425
                           introSelector <= not introSelector;</pre>
426
                           reps <= '0';
427
                       else
428
                           reps <= not reps;</pre>
429
430
                  end if;
431
             end if;
432
         end process RepeatCounter;
433
434
    end Behavioral;
435
```

Figure 7: DDS.vhd

```
-- Company: ENGS031 14X
   -- Engineer: Vivian Hu and Daniel Chen
   -- Create Date:
                      14:29:30 08/11/2014
   -- Design Name: Octave Keyboard
   -- Module Name: DDS - Behavioral
   -- Project Name: Octive Keyboard
   -- Target Devices: Spartan 6
   -- Tool versions:
   -- Description: Direct Digital Synthesis
11
12
   -- Dependencies:
13
   -- Revision:
   -- Revision 0.01 - File Created
   -- Additional Comments:
19
   library IEEE;
20
   use IEEE.STD_LOGIC_1164.ALL;
   use IEEE.NUMERIC_STD.ALL;
22
   entity DDS is
24
        Generic ( ACCUMSIZE
                               : integer := 13;
                    INDEXSIZE : integer := 8;
26
                    CLKFREQ
                                : integer := 100000000);
28
       Port ( clk : in STD_LOGIC;
                step : in STD_LOGIC_VECTOR(ACCUMSIZE-1 downto 0);
30
                clk10 : in STD_LOGIC;
                phase : out STD_LOGIC_VECTOR(INDEXSIZE-1 downto 0));
32
   end DDS;
33
34
   architecture Behavioral of DDS is
35
       signal curr_phase : unsigned(ACCUMSIZE-1 downto 0) := (others => '0');
36
37
       AccumPhase: process(clk, clk10)
38
       begin
39
            if (rising_edge(clk)) then
                if (clk10 = '1') then
41
                    curr_phase <= curr_phase + unsigned(step);</pre>
                end if;
43
            end if;
       end process AccumPhase;
45
       phase <= std_logic_vector(curr_phase(ACCUMSIZE-1 downto ACCUMSIZE-INDEXSIZE));</pre>
47
   end Behavioral;
```

Figure 8: PWM.vhd

```
-- Company:
    -- Engineer:
   -- Create Date:
                       10:13:11 08/13/2014
   -- Design Name:
   -- Module Name:
                       PWM - Behavioral
   -- Project Name:
    -- Target Devices:
   -- Tool versions:
   -- Description:
11
12
   -- Dependencies:
13
   -- Revision:
   -- Revision 0.01 - File Created
    -- Additional Comments:
19
   library IEEE;
20
   use IEEE.STD_LOGIC_1164.ALL;
   use IEEE.NUMERIC_STD.ALL;
22
   entity PWM is
24
        Generic ( LUTOUT
                               : integer := 10;
                    CLKFREQ
                                 : integer := 100000000);
26
       Port ( clk : in STD_LOGIC;
28
                sample : in STD_LOGIC_VECTOR(LUTOUT-1 downto 0);
                slowclk : out STD_LOGIC;
30
                pulse : out STD_LOGIC);
   end PWM;
32
33
   architecture Behavioral of PWM is
34
        signal count : unsigned(13 downto 0) := (others => '0');
35
        signal offset : unsigned(LUTOUT-1 downto 0) := (others => '0');
36
        constant max : unsigned(13 downto 0) := "01001110001000";
37
   begin
39
        PWM: process(clk, sample)
40
        begin
41
             -- SinLUT output from two's complement to unsigned offset binary
            offset <= unsigned(not sample(LUTOUT-1) & sample(LUTOUT-2 downto 0));
43
            if (rising_edge(clk)) then
45
                -- counter running at 50Mhz, but register updating at 10khz
47
                count <= count + 1;</pre>
49
```

```
if (count(9 downto 0) < offset) then</pre>
                      pulse <= '1';</pre>
51
                  else
52
                      pulse <= '0';</pre>
                  end if;
54
                  if (count = max) then
56
                      slowclk <= '1';</pre>
                      count <= (others => '0');
58
                  else
                      slowclk <= '0';</pre>
60
                  end if;
             end if;
62
         end process PWM;
63
   end Behavioral;
64
```

Figure 9: PlayCount.vhd

```
______
   -- Company:
   -- Engineer:
   -- Create Date:
                     11:40:24 08/16/2014
   -- Design Name:
                     PlayCount - Behavioral
   -- Module Name:
   -- Project Name:
   -- Target Devices:
   -- Tool versions:
   -- Description:
11
12
   -- Dependencies:
13
   -- Revision:
   -- Revision 0.01 - File Created
   -- Additional Comments:
19
   library IEEE;
20
   use IEEE.STD_LOGIC_1164.ALL;
   use IEEE.NUMERIC_STD.ALL;
22
23
   entity PlayCount is
^{24}
       Port ( clk : in STD_LOGIC;
               count_en : in STD_LOGIC;
26
               count_to : in STD_LOGIC_VECTOR (3 downto 0);
               tc_tick : out STD_LOGIC);
28
   end PlayCount;
29
30
   architecture Behavioral of PlayCount is
       constant QRTR_CLK_DIV : integer := 12500000;
32
       signal clkcount : integer := 0;
33
       signal count : unsigned(3 downto 0) := "0001";
34
   begin
35
36
       Qrtr_Sec_Count: process(clk)
37
       begin
           if (rising_edge(clk)) then
39
               if (count_en = '1') then
41
                  tc_tick <= '0';
43
                   if (clkcount = QRTR_CLK_DIV - 1) then
                      if (count = unsigned(count_to)) then
45
                          tc_tick <= '1';
46
                          count <= "0001";
47
                      else
                          count <= count + 1;</pre>
49
```

```
end if;
50
51
                         clkcount <= 0;</pre>
                    else
53
                         clkcount <= clkcount + 1;</pre>
                    end if;
                else
56
                    tc_tick <= '0';
57
                end if;
58
           end if;
59
        end process Qrtr_Sec_Count;
60
end Behavioral;
```

Figure 10: FreqLUT.vhd

```
______
   -- Company:
   -- Engineer:
   -- Create Date:
                     15:30:42 08/11/2014
   -- Design Name:
                    FreqLUT - Behavioral
   -- Module Name:
   -- Project Name:
   -- Target Devices:
   -- Tool versions:
   -- Description:
11
12
   -- Dependencies:
13
   -- Revision:
   -- Revision 0.01 - File Created
   -- Additional Comments:
18
19
   library IEEE;
20
   use IEEE.STD_LOGIC_1164.ALL;
   use IEEE.NUMERIC_STD.ALL;
22
23
   entity FreqLUT is
24
        Generic ( ACCUMSIZE : integer := 13;
                   CLKFREQ
                           : integer := 10000);
26
       Port ( clk : in STD_LOGIC;
28
              key_in : in STD_LOGIC_VECTOR (7 downto 0);
              increment : out STD_LOGIC_VECTOR (ACCUMSIZE-1 downto 0));
30
   end FreqLUT;
31
32
   architecture Behavioral of FreqLUT is
33
     constant PHASECONSTANT : integer := 2**ACCUMSIZE;
34
      constant LOWC : integer := 262;
35
      constant D : integer := 294;
36
      constant E : integer := 330;
37
      constant F : integer := 349;
39
      constant G : integer := 392;
      constant A : integer := 440;
       constant B : integer := 494;
41
       constant HIGHC : integer := 523;
   begin
43
       getIncrement: process(key_in)
45
       begin
46
47
           if (\text{key\_in}(7) = '1') then
               increment <= std_logic_vector(to_unsigned(LOWC * PHASECONSTANT / CLKFREQ, ACCUMSIZE));</pre>
```

```
elsif (\text{key_in}(6) = '1') then
50
                 increment <= std_logic_vector(to_unsigned(D * PHASECONSTANT / CLKFREQ, ACCUMSIZE));</pre>
51
             elsif (\text{key\_in}(5) = '1') then
52
                 increment <= std_logic_vector(to_unsigned(E * PHASECONSTANT / CLKFREQ, ACCUMSIZE));</pre>
53
             elsif (\text{key\_in}(4) = '1') then
54
                 increment <= std_logic_vector(to_unsigned(F * PHASECONSTANT / CLKFREQ, ACCUMSIZE));</pre>
             elsif (\text{key_in}(3) = '1') then
56
                 increment <= std_logic_vector(to_unsigned(G * PHASECONSTANT / CLKFREQ, ACCUMSIZE));</pre>
             elsif (key_in(2) = '1') then
58
                 increment <= std_logic_vector(to_unsigned(A * PHASECONSTANT / CLKFREQ, ACCUMSIZE));</pre>
             elsif (\text{key\_in}(1) = '1') then
60
                 increment <= std_logic_vector(to_unsigned(B * PHASECONSTANT / CLKFREQ, ACCUMSIZE));</pre>
             elsif (\text{key_in}(0) = '1') then
62
                 increment <= std_logic_vector(to_unsigned(HIGHC * PHASECONSTANT / CLKFREQ, ACCUMSIZE));</pre>
63
            else
64
                 increment <= (others => '0');
65
             end if;
66
        end process getIncrement;
68
69
   end Behavioral;
70
```

7.2.3 Resource utilization

Figure 11: Advanced HDL Synthesis Report

Macro Statistics		
# Counters	:	3
14-bit up counter	:	1
32-bit up counter	:	1
4-bit up counter	:	1
# Accumulators	:	1
13-bit up accumulator	:	1
# Registers	:	8
Flip-Flops	:	8
# Comparators	:	2
10-bit comparator greater	:	1
4-bit comparator equal	:	1
# Multiplexers	:	10
1-bit 2-to-1 multiplexer	:	2
13-bit 2-to-1 multiplexer	:	7
8-bit 2-to-1 multiplexer	:	1
# FSMs	:	1

Figure 12: Device Utilization Summary

Slice Logic Utilization:					
Number of Slice Registers:	189	out	οf	18224	1%
Number of Slice LUTs:	335	out	of	9112	3%
Number used as Logic:	335	out	of	9112	3%
Slice Logic Distribution:					
Number of LUT Flip Flop pairs used:	346				
Number with an unused Flip Flop:	157	out	of	346	45%
Number with an unused LUT:	11	out	of	346	3%
Number of fully used LUT-FF pairs:	178	out	of	346	51%
Number of unique control sets:	20				
IO Utilization:					
Number of IOs:	29				
Number of bonded IOBs:	29	out	o f	232	12%
IOB Flip Flops/Latches:	2				
Specific Feature Utilization:					
Number of BUFG/BUFGCTRLs:	2	out	of	16	12%

7.2.4 UCF

Figure 13: UCF file

```
## Clock signal
                  LOC = "V10" | IOSTANDARD = "LVCMOS33";
NET "clk"
Net "clk" TNMLNET = sys_clk_pin;
TIMESPEC TS_sys_clk_pin = PERIOD sys_clk_pin 100000 kHz;
## Leds
NET "led_out <0>"
                  LOC = "U16"
                                IOSTANDARD = "LVCMOS33";
                                IOSTANDARD = "LVCMOS33":
NET "led_out <1>"
                  LOC = "V16"
NET "led_out <2>"
                  LOC = "U15"
                                IOSTANDARD = "LVCMOS33";
NET "led_out <3>"
                  LOC = "V15"
                                IOSTANDARD = "LVCMOS33";
NET "led_out <4>"
                  LOC = "M11"
                                IOSTANDARD = "LVCMOS33";
NET "led_out <5>"
                  LOC = "N11"
                                IOSTANDARD = "LVCMOS33";
NET "led_out <6>"
                  LOC = "R11"
                                IOSTANDARD = "LVCMOS33";
NET "led_out <7>" LOC = "T11" |
                                IOSTANDARD = "LVCMOS33";
## Switches
NET "led_disable" LOC = "T10" |
                                IOSTANDARD = "LVCMOS33";
NET "song_enable" LOC = "T9"
                                IOSTANDARD = "LVCMOS33";
##JA
NET "keys<4>"
                  LOC = "T12"
                                IOSTANDARD = "LVCMOS33";
                                 IOSTANDARD = "LVCMOS33";
NET "keys < 0 > "
                  LOC = "V12"
                  LOC = "N10"
                                 IOSTANDARD = "LVCMOS33";
NET "keys<5>"
NET "keys<1>"
                  LOC = "P11"
                                IOSTANDARD = "LVCMOS33";
##JB
NET "keys<6>"
                  LOC = "K2"
                                IOSTANDARD = "LVCMOS33";
NET "keys<2>"
                  LOC = "K1"
                                IOSTANDARD = "LVCMOS33";
NET "keys<7>"
                  LOC = "L4"
                                IOSTANDARD = "LVCMOS33";
                  LOC = "L3"
NET "keys<3>"
                                IOSTANDARD = "LVCMOS33";
##JD, LX16 Die only
NET "tone"
                  LOC = "G11" | IOSTANDARD = "LVCMOS33";
NET "shutdown"
                  LOC = "E11" | IOSTANDARD = "LVCMOS33";
```

7.3 Memory Map

7.4 Timing Diagram

7.5 Data Sheets

The proceeding pages contain data sheets for parts used in this project that are not already on the class website. They include data sheets for these parts:

- \bullet PmodAMP2
- \bullet PmodBB

PmodAMP2™ Reference Manual

Revision: August 2, 2012 Note: This document applies to REV B of the board.



1300 NE Henley Court, Suite 3 Pullman, WA 99163 (509) 334 6306 Voice | (509) 334 6300 Fax

Overview

The PmodAMP2 amplifies low power audio signals to drive a monophonic output. The module features a digital gain select that allows output at 6 dB and 12 dB with pop-and-click suppression. A Digilent 6-pin connector provides the audio input to the module and a 1/8-inch mono jack supplies the speaker output.

For customer convenience, Digilent has an inexpensive speaker and enclosure available for sale that is suitable for use with the PmodAMP2. Also, unlike most Digilent Pmod modules that accept only digital inputs, the PmodAMP2 accepts analog inputs and pulse width modulated digital inputs.

Inputs and Outputs (I/O)

The PmodAMP2 accepts either digital or analog inputs at a voltage range of 0-Vcc. Typically a Digilent system board supplies power to the module at 3.3V, though the maximum supply voltage is 5.0V. The connector J1 provides the audio input, gain select, shutdown select, and power. (See figure 1)

There are several suitable inputs for the PmodAMP2. The typical input is a pulse width modulated (PWM) signal produced by a digital output from a Digilent programmable logic system board or microcontroller board. The low pass filter on the input acts as a reconstruction filter to convert the PWM digital signal into an analog voltage on the amplifier input.


The PmodAMP2 also accepts analog inputs with an input voltage range of 0-Vcc. These inputs will often be from an analog to digital converter module, like the Digilent PmodDA1 or PmodDA2. The output of a digital to analog



Features Include:

- Analog Devices SSM2377: Filterless, High Efficiency, Mono 2.5 Watt Class-D Audio Amplifier
- Digital gain select
- Pop –and-click suppression
- Micropower shutdown mode
- 1/8-inch mono speaker jack
- A 6-pin header for input
 2.5V 5V operating voltage

Figure 1



Doc: 502-233 page 1 of 2



converter module will normally have a voltage range of 0-3.3V and should have a sample rate of at least 16Khz. The low pass filter on the input removes the high frequency artifacts generated during the sampling process.

Additionally, the PmodAMP2 accepts inputs from a variety of line level audio signals. A line level input, like the output of a portable CD player or MP3 player, will typically be a 1V peak-to-peak analog voltage. The input bandpass filter clarifies and amplifies the input voltage from the signal source and then directs the signal to the output jack to drive a speaker. The connector J2 operates as the speaker output. (See figure 1)

Functional Description

The gain on the PmodAMP2 may be selected by tying the GAIN input to either logic '1' or logic '0'. (See table 1)

Table 1

GAIN Input	Gain
1	6 decibels (dB)
0	12 decibels (dB)

The PmodAMP2 features a micropower shutdown mode with a typical shutdown current of 100 nA. Users can enable the shutdown by applying a logic low to the SHUTDOWN pin. A10K-ohm resistor pulls the pin down to ground. To operate the AMP2 users must ensure the SHUTDOWN pin is in the highest position.

Customers will generally use the PmodAMP2 module with a Digilent programmable logic system board or microcontroller board. These boards produce either a pulse width modulated digital signal or an analog signal via a digital to analog converter. Most Digilent system boards have 6-pin connectors that allow the PmodAMP2 to plug directly into the system board or to connect via a Digilent 6-pin cable.

Some older model Digilent boards may need a Digilent Module Interface Board (MIB) and a 6-pin cable to connect to the PmodAMP2. The MIB plugs into the system board and the cable connects the PmodAMP2 to the MIB.

Note: For more information about the operation and features of the Analog Devices SSM2377 Audio Amplifier integrated circuit please see the datasheet available at www.analog.com.

Doc: 502-233 page 2 of 2

Copyright Digilent, Inc. All rights reserved. Other product and company names mentioned may be trademarks of their respective owners.




Figure 16: PmodBB Schematic