Octave Keyboard with AutoPlay

Daniel Chen and Vivian Hu

August 26, 2014

The goal of this project was to create a simple one octave keyboard mapped to buttons with the additional capability to autoplay "Kids" by MGMT when a switch is turned on. When the buttons corresponding to notes are pressed, the appropriate notes are played through the speaker, and LEDs which correspond to the keys light up. The LEDs can be disabled using a switch.

This project was created by Vivian Hu and Daniel Chen in Summer 2014 at Dartmouth College for the Digital Electronics (ENGS031/COSC056) course. This report goes over the implementation, design, and usage of the final product, which implements all of these features.

1	Intr	oduction: The Problem						
2	Des 2.1 2.2 2.3 2.4	ign Solution Specifications						
3	Eva	luation of Design						
4	Con	clusions and Recommendations						
5	Ack 5.1 5.2	nowledgments Vivian's Contributions Daniel's Contributions						
6	Ref	erences						
7	App	Appendix						
	7.1	System level diagrams						
		7.1.1 Front Panel						
		7.1.2 Block Diagram						
		7.1.3 Schematic Diagram						
		7.1.4 Package Map						
		7.1.5 External Components						
	7.2	Programmed Logic						
		7.2.1 State Diagrams						
		7.2.2 VHDL Code						
		7.2.3 Resource utilization						
		7.2.4 UCF						
	7.3	Memory Map						
	7.4	Timing Diagram						
	7.5	Data Sheets						

1 Introduction: The Problem

The problem that this project solves is the creation of a one-octave keyboard, and the ability to produce certain sounds through circuit logic. An additional issue is representing the song that will be autoplayed.

2 Design Solution


2.1 Specifications

The inputs to this circuit are:

- 8 Buttons that map to the notes to play (bottom right of image to the right).
- An LED disable switch which disables LED output.
- An AutoPlay switch which enables the playing of "Kids" by MGMT.


The outputs to the circuit are:

- 8 LEDs which correspond to the notes being played.
- A speaker which outputs the notes appropriate to the song or specified by the keys.



The picture shown below displays the datapath and control of the circuit. The controller (a finite state machine) takes in all of the inputs and outputs the LEDs. It emits a signal corresponding to the note that needs to be output (a copy of the LED output) which is the Phase Accumulator receives. The data from the Phase Accumulator transfers to the Sine LUT, which goes to the Pulse Width Modulator...

For more information on how the circuit works, see section 2.3 "Theory of Operation."



2.2 Operating Instructions

Set up Circuit

To set up the one-octave keyboard circuit, you will need:

- Xilinx ISE Design Suite 14.4
- Digilent Adept
- The source code or the programming file
- 1 x Digilent NEXYS 3 Spartan 6 FPGA
- 2 x 4 button Digilent Button Module
- 1 x Digilent PmodBB
- 1 x Digilent PmodAMP2
- 1 x Speaker

Here are the steps to get the circuit running:

- 1. (If no bit file) Open the project in Xilinx, generate the programming file.
- 2. Plug in FPGA (NEXYS 3 Spartan 6) into computer.
- 3. Insert Digilent Button Modules in the top of JA1 and the top of JB1 on the NEXYS 3.
- 4. Insert the Digilent PmodBB into JD1.
- 5. Insert the PmodAMP2 into the top of J4 on the PmodBB.
- 6. Connect the speaker to J2 on PmodAMP2.
- 7. Set up the RC circuit on the PmodBB.
- 8. Open Digilent Adept, select bit file to program the FPGA.

Playing notes

To play notes, press the buttons on the FPGA corresponding to the notes that you want to play. There are two rows of four buttons. The top four buttons represent low c, d, e and f, while the bottom four buttons are g, a, b and high c.

Only one note can be played at a time (first note pressed takes priority), and user-inputted notes only play when the auto-play switch is off.

Auto-play "Kids" by MGMT

To play "Kids" by MGMT, simply flip the AutoPlay switch on. You cannot create additional notes at this time using the buttons.

Disable LEDs

To disable the LEDs that light up corresponding to the notes that are pressed, simply turn on the LED disable switch.

2.3 Theory of Operation

The key component of our keyboard project is the geneneration of sine waves of varying frequencies using a technique called direct digital synthesis (DDS). To implement this, we use a combination of a phase accumulator and a sine wave lookup table (LUT) to produce wave samples of specific frequencies. In the place of a digital-to-analog converter, we use a pulse width modulator (PWM) to convert these sine wave samples to audio.

8 different buttons (button module extensions on the FPGA), or "key" serve as the main "playable" interface of the keyboard. In VHDL, the keys are represented as an 8-bit bus input to the controller, where each bit represents a different note. Because our keyboard is monophonic, the controller checks each bit in

succession from low to high C and outputs the first note it detects to the FreqLUT. As a result, only one bit in the 8-bit key_out vector received by ToneFreq-LUT should be high at a time; otherwise, when no button is being pressed, all bits are '0'. This prevents conflicts when multiple buttons are pressed at once. The controller also takes in an LED_disable input that disables the LEDs and a song_enable that automatically plays back a pre-programmed song (here "Kids" by MGMT).

Key_out is then used as an index of sorts into the ToneFreq-LUT, which contains the pre-calculated phase increment values for each note, which is related to the desired frequency in the following way where N represents the bit size of the accumulator and fclk is the frequency of the clock. We use N=13 here. This increment value is then passed on to the phase accumulator.

The phase accumulator is essentially an incrementer composed of an adder and a register which increases by the increment value every clock cycle. However, although the system is running at a frequency of about 50MHz in order to reduce noise, in actuality the phase accumulator is updating at a frequency of around 10kHz, at the clk10 signal given by the PWMCounter. As a result, clk10 here serves as an enable. The phase produced by the accumulator is then passed as an input address to the SineLUT. However, because our SineLUT only takes an 8-bit phase, only the 8 most significant bits are used.

To obtain wave samples, this value is then used as an index into a SineLUT supplied by the Xilinx Core Generator. Rather than having to generate all the samples of a waveform everytime, the values of a 2^M (where M is the bit size of our phase) sample wave are simply stored in block memory (BRAM) for easy access. The SineLUT generates a 10-bit sample for conversion by the PWM.

2.4 Construction and Debugging

To build the circuit, we began by building and testing the DDS and PWM. The

3 Evaluation of Design

Our solution is

4 Conclusions and Recommendations

The original goal of our project was to simply make a one-octave keyboard that plays all the notes in C major. LEDs would light up when notes were played, unless an "LED disable" switch was turned on.

At the end, we were not only able to accomplish our original goal of the simple keyboard but also to add an additional autoplay feature that played "Kids" by MGMT.

For future groups looking to create this project, we would recommend that they really take the time to understand the operation of the circuit before jumping into the project. Another important consideration is to remember to synchronize the inputs and debounce the buttons throughout the project's creation.

5 Acknowledgments

We would like to thank Eric Hansen and Dave Picard for their support and mentorship throughout not only this project but also the course. We would also like to thank the other students of Digital Electronics as well as the TAs. We'd also like to thank MGMT for an awesome song that conveniently contains itself to a single octave.

5.1 and 5.2 list the contributions for each partner. Although both partners had their hands in most aspects of the project, some components generally had one partner who was more involved in its creation.

5.1 Vivian's Contributions

- Circuit Design
- DDS, PWM, FreqLUT, PlayCount
- RC Circuit
- Block Diagrams

5.2 Daniel's Contributions

- Majority of the controller, including auto-play
- Design and creation of song auto-play, state diagram
- Top level
- Diagrams
- LaTeX for report
- Git creation/management

6 References

- [1] Cordesses, Lionel. "Direct Digital Synthesis: A Tool for Periodic Wave Generation." *IEEE Signal Processing Magazine*. IEEE, July 2004. Web.
- [2] Hansen, Eric. Lab Assignment 1. N.p.: ENGS128 Advanced Digital System Design, Spring 2011. PDF.
- [3] Introduction to Direct Digital Synthesis. San Jose: Intel Corporation, June 1991. PDF.
- [4] Palacheria, Amar. Using PWM to Generate Analog Output. N.p.: Microchip Technology Inc., 1997. PDF.

7 Appendix

List of Figures

1	Annotated Digital Photo of Project	8
2	State Diagram Defaults	
3	User Play State Diagram	
4	Autoplay State Diagram	
5	VHDL for Controller	
6	VHDL for DDS	19
7	VHDL for PWM	19
8	VHDL for PlayCount	19
9	VHDL for FreqLUT	19
10	Advanced HDL Synthesis Report	20
11	Device Utilization Summary	
12	PmodAMP2 Data Sheet Page 1/2	22
13	PmodAMP2 Data Sheet Page 2/2	23
14	PmodBB Schematic	24
List	of Tables	
1	Parts List	8

7.1 System level diagrams

7.1.1 Front Panel




Figure 1: Annotated Digital Photo of Project

- 7.1.2 Block Diagram
- 7.1.3 Schematic Diagram
- 7.1.4 Package Map
- 7.1.5 External Components

Table 1: Parts List			
Reference	Quantity	Description	
Nexys3	1	Digilent Nexys3 board	
PmodBTN	2	Digilent PmodBTN Push Button. 4 buttons	
PmodAMP2	1	Digilent Amplifier for monophonic output	
PmodBB	1	Digilent Bread board	
Speaker	1	Any generic speaker with standard input	

7.2 Programmed Logic

7.2.1 State Diagrams

For simplicity, the state machine for this program is represented in two state diagrams. The first, "User Play State Diagram," represents the state machine for when the user is given input through the buttons. The second, "Autoplay State Diagram," represents the state machine when the autoplay mode is on. Both state diagrams share an idle state. If the song enable switch if off, the "User Play State Diagram" should be used. If it is turned on, the "Autoplay State Diagram" should be used.

The program starts at the idle state in the "User Play State Diagram." If the song enable switch is turned on, the state jumps to autoidle in the "Autoplay State Diagram." Otherwise, the state changes depending on the user's input.

```
Default Values if unspecified:
next_state <= curr_state;
out <= (others => '0');
key_out <= output;
count_out <= "0001";
repeat_tick <= '0';
beat_en <= '0';
```

Figure 2: State Diagram Defaults




Figure 3: User Play State Diagram




Figure 4: Autoplay State Diagram

7.2.2 VHDL Code

Figure 5: VHDL for Controller

```
-- Company: ENGSO41 14X
   -- Engineer: Vivian Hu and Daniel Chen
   -- Create Date:
                      14:49:26 08/11/2014
   -- Design Name: Controller FSM
   -- Module Name: Controller - Behavioral
   -- Project Name: Octave Keyboard
   -- Target Devices: Spartan 6
   -- Tool versions:
   -- Description: Basic controller which converts to monotone.
   -- Dependencies:
13
14
   -- Revision:
   -- Revision 0.01 - File Created
   -- Additional Comments:
18
   library IEEE;
20
   use IEEE.STD_LOGIC_1164.ALL;
   use IEEE.NUMERIC_STD.ALL;
22
   entity Controller is
^{24}
       Port (
                  clk
                                 : in STD_LOGIC;
                             : in STD_LOGIC_VECTOR(7 downto 0);
                  key_in
26
                   led_disable : in STD_LOGIC;
                   song_enable : in
                                        STD_LOGIC;
28
                                : in
                   beat_tick
                                          STD_LOGIC;
29
                   beat_en
                                 : out STD_LOGIC;
30
                   count_out : out STD_LOGIC_VECTOR(3 downto 0);
31
                               : out STD_LOGIC_VECTOR(7 downto 0);
                  key_out
32
                                 : out STD_LOGIC_VECTOR(7 downto 0));
                   led_out
33
   end Controller;
34
35
   architecture Behavioral of Controller is
       type statetype is (idle, low_c, d, e, f, g, a, b, high_c, autoidle,
37
                                intro1c, intro1cr, intro1d, intro1dr, intro1e, intro1er, intro1g, intro1g
                                enda, endar, endb, enda2, endg, endgr, ende, endd,
39
                                intro2c, intro2a, intro2ar, intro2b, intro2br, intro2g, intro2gr
                                );
41
       signal curr_state, next_state : statetype := idle;
       signal output : STD_LOGIC_VECTOR (7 downto 0) := (others => '0');
43
       signal reps : STD_LOGIC := '1';
44
       signal introSelector : STD_LOGIC := '0';
45
       signal repeat_tick : STD_LOGIC := '0';
```

```
begin
47
48
        StateUpdate: process(clk)
        begin
50
             if rising_edge(clk) then
                  curr_state <= next_state;</pre>
52
             end if;
53
        end process StateUpdate;
54
55
        CombLogic: process(curr_state, next_state, key_in, led_disable, output, beat_tick, song_enable, in
56
        begin
57
             -- defaults
             next_state <= curr_state;</pre>
59
             output <= (others => '0');
             key_out <= output;</pre>
61
             count_out <= "0001";
             repeat_tick <= '0';
63
             beat_en <= '0';</pre>
65
             if (led_disable = '1') then
                  led_out <= (others => '0');
67
             else
68
                 led_out <= output;</pre>
69
             end if;
71
             case curr_state is
72
73
                  when idle =>
74
75
                      if song_enable = '1' then
76
                           next_state <= autoidle;</pre>
77
                      elsif key_in(7) = '1' then
78
                           next_state <= low_c;</pre>
79
                      elsif key_in(6) = '1' then
80
                           next_state <= d;</pre>
                      elsif key_in(5) = '1' then
82
                           next_state <= e;</pre>
                      elsif key_in(4) = '1' then
84
                           next_state <= f;</pre>
                      elsif key_in(3) = '1' then
86
                           next_state <= g;</pre>
                      elsif key_in(2) = '1' then
88
                           next_state <= a;</pre>
89
                      elsif key_in(1) = '1' then
90
                           next_state <= b;</pre>
91
                      elsif key_in(0) = '1' then
92
                           next_state <= high_c;</pre>
93
                      else
                           next_state <= idle;</pre>
95
                      end if;
96
97
                  when low_c =>
```

```
output <= "10000000";</pre>
99
                        if key_in(7) = 0, then
100
                             next_state <= idle;</pre>
                        end if;
102
                   when d \Rightarrow
104
                        output <= "01000000";</pre>
105
                        if key_in(6) = 0, then
106
                             next_state <= idle;</pre>
107
                        end if;
108
109
                   when e =>
110
                        output <= "00100000";
111
                        if key_in(5) = 0, then
112
                             next_state <= idle;</pre>
113
                        end if;
114
115
                   when f =>
                        output <= "00010000";
117
                        if key_in(4) = 0, then
                             next_state <= idle;</pre>
119
                        end if;
121
                   when g =>
                        output <= "00001000";
123
                        if key_in(3) = 0, then
                             next_state <= idle;</pre>
125
                        end if;
126
127
                   when a =>
128
                        output <= "00000100";</pre>
129
                        if key_in(2) = 0, then
130
                             next_state <= idle;</pre>
131
                        end if;
132
                   when b =>
134
                        output <= "00000010";</pre>
                        if key_in(1) = 0, then
136
                             next_state <= idle;</pre>
                        end if;
138
                   when high_c =>
140
                        output <= "00000001";</pre>
141
                        if key_in(0) = 0, then
142
                             next_state <= idle;</pre>
143
                        end if;
144
145
                   when autoidle =>
146
                        beat_en <= '1';</pre>
147
                        output <= (others => '0');
148
                        if (beat_tick = '1') then
149
                             next_state <= intro1c;</pre>
150
```

```
end if;
151
152
                   when intro1c =>
                        beat_en <= '1';</pre>
154
                        output <= "10000000";
                        count_out <= "0001";
156
                        if (song_enable = '0') then
                             next_state <= idle;</pre>
158
                        elsif(beat_tick = '1') then
159
                             next_state <= intro1cr;</pre>
160
                        end if;
161
162
163
                   when intro1cr =>
                        beat_en <= '1';</pre>
165
                        output <= "00000000";</pre>
166
                        count_out <= "0001";
167
                        if (song_enable = '0') then
                             next_state <= idle;</pre>
169
                        elsif(beat_tick = '1') then
                             next_state <= intro1d;</pre>
171
                        end if;
173
                   when intro1d =>
175
                        beat_en <= '1';</pre>
                        output <= "01000000";
177
                        count_out <= "0001";
178
                        if (song_enable = '0') then
179
                             next_state <= idle;</pre>
180
                        elsif(beat_tick = '1') then
                             next_state <= intro1dr;</pre>
182
                        end if;
183
184
                   when intro1dr =>
186
                        beat_en <= '1';</pre>
                        output <= "00000000";</pre>
188
                        count_out <= "0001";
                        if (song_enable = '0') then
190
                             next_state <= idle;</pre>
                        elsif(beat_tick = '1') then
192
                             next_state <= intro1e;</pre>
                        end if;
194
195
196
                   when intro1e =>
197
                        beat_en <= '1';</pre>
198
                        output <= "00100000";</pre>
                        count_out <= "0001";</pre>
200
                        if (song_enable = '0') then
201
                             next_state <= idle;</pre>
202
```

```
elsif(beat_tick = '1') then
                             next_state <= intro1er;</pre>
204
                        end if;
205
206
207
                   when intro1er =>
                        beat_en <= '1';</pre>
209
                        output <= "00000000";</pre>
                        count_out <= "0001";
211
                        if (song_enable = '0') then
                             next_state <= idle;</pre>
213
                        elsif(beat_tick = '1') then
                             next_state <= intro1g;</pre>
215
                        end if;
216
217
218
                   when intro1g =>
219
                        beat_en <= '1';</pre>
                        output <= "00001000";</pre>
221
                        count_out <= "0001";
222
                        if (song_enable = '0') then
223
                             next_state <= idle;</pre>
224
                        elsif(beat_tick = '1') then
225
                             next_state <= intro1gr;</pre>
226
                        end if;
228
                   when intro1gr =>
230
                        beat_en <= '1';</pre>
                        output <= "00000000";
232
                        count_out <= "0001";</pre>
233
                        if (song_enable = '0') then
234
                             next_state <= idle;</pre>
235
                        elsif(beat_tick = '1') then
236
                             next_state <= enda;</pre>
                        end if;
238
239
240
                   when enda =>
241
                        beat_en <= '1';</pre>
                        output <= "00000100";
243
                        count_out <= "0001";</pre>
                        if (song_enable = '0') then
245
                             next_state <= idle;</pre>
                        elsif(beat_tick = '1') then
247
                             next_state <= endar;</pre>
                        end if;
249
251
                   when endar =>
252
                        beat_en <= '1';</pre>
253
```

```
output <= "00000000";</pre>
254
                        count_out <= "0001";
255
                        if (song_enable = '0') then
                             next_state <= idle;</pre>
257
                        elsif(beat_tick = '1') then
                            next_state <= endb;</pre>
259
                        end if;
260
261
262
                   when endb =>
263
                        beat_en <= '1';</pre>
264
                        output <= "00000010";</pre>
265
                        count_out <= "0001";
266
                        if (song_enable = '0') then
                             next_state <= idle;</pre>
268
                        elsif(beat_tick = '1') then
269
                            next_state <= enda2;</pre>
270
                        end if;
271
272
                   when enda2 =>
274
                        beat_en <= '1';</pre>
                        output <= "00000100";
276
                        count_out <= "0010";</pre>
                        if (song_enable = '0') then
278
                             next_state <= idle;</pre>
                        elsif(beat_tick = '1') then
280
                            next_state <= endg;</pre>
281
                        end if;
282
283
284
                   when endg =>
285
                        beat_en <= '1';</pre>
286
                        output <= "00001000";
287
                        count_out <= "0001";
                        if (song_enable = '0') then
289
                             next_state <= idle;</pre>
                        elsif(beat_tick = '1') then
291
                            next_state <= endgr;</pre>
                        end if;
293
295
                   when endgr =>
296
                        beat_en <= '1';
297
                        output <= "00000000";
298
                        count_out <= "0001";
299
                        if (song_enable = '0') then
300
                             next_state <= idle;</pre>
301
                        elsif(beat_tick = '1') then
302
                             next_state <= ende;</pre>
303
                        end if;
304
```

305

```
when ende =>
307
                        beat_en <= '1';</pre>
                        output <= "00100000";
309
                        count_out <= "1001";
                        if (song_enable = '0') then
311
                             next_state <= idle;</pre>
                        elsif(beat_tick = '1') then
313
                             next_state <= endd;</pre>
                        end if;
315
317
                   when endd =>
318
                        beat_en <= '1';</pre>
319
                        output <= "01000000";
320
                        count_out <= "1000";</pre>
321
322
                        if (beat_tick = '1') then
                             repeat_tick <= '1';</pre>
324
                             if (introSelector = '0') then
326
                                  next_state <= intro1c;</pre>
328
                                  next_state <= intro2c;</pre>
                             end if;
330
                        elsif (song_enable = '0') then
332
                             next_state <= idle;</pre>
334
                        end if;
335
336
                   when intro2c =>
337
                        beat_en <= '1';
338
                        output <= "00000001";
339
                        count_out <= "0010";</pre>
340
                        if (song_enable = '0') then
341
                             next_state <= idle;</pre>
342
                        elsif(beat_tick = '1') then
343
                             next_state <= intro2a;</pre>
                        end if;
345
347
                   when intro2a =>
                        beat_en <= '1';</pre>
349
                        output <= "00000100";</pre>
                        count_out <= "0001";</pre>
351
                        if (song_enable = '0') then
352
                             next_state <= idle;</pre>
353
                        elsif(beat_tick = '1') then
354
                             next_state <= intro2ar;</pre>
355
                        end if;
356
357
```

```
when intro2ar =>
359
                        beat_en <= '1';</pre>
360
                        output <= "00000000";
361
                        count_out <= "0001";
                        if (song_enable = '0') then
363
                            next_state <= idle;</pre>
                        elsif(beat_tick = '1') then
365
                            next_state <= intro2b;</pre>
366
                        end if;
367
368
369
                   when intro2b =>
                        beat_en <= '1';</pre>
371
                        output <= "00000010";
372
                        count_out <= "0001";</pre>
373
                        if (song_enable = '0') then
374
                            next_state <= idle;</pre>
                        elsif(beat_tick = '1') then
376
                            next_state <= intro2br;</pre>
377
                        end if;
378
380
                   when intro2br =>
                        beat_en <= '1';</pre>
382
                        output <= "00000000";
                        count_out <= "0001";
384
                        if (song_enable = '0') then
                            next_state <= idle;</pre>
386
                        elsif(beat_tick = '1') then
387
                            next_state <= intro2g;</pre>
388
                        end if;
389
390
391
                   when intro2g =>
392
                        beat_en <= '1';</pre>
393
                        output <= "00001000";
394
                        count_out <= "0001";
395
                        if (song_enable = '0') then
                            next_state <= idle;</pre>
397
                        elsif(beat_tick = '1') then
                            next_state <= intro2gr;</pre>
399
                        end if;
401
                   when intro2gr =>
403
                        beat_en <= '1';</pre>
404
                        output <= "00000000";
405
                        count_out <= "0001";
406
                        if (song_enable = '0') then
407
                            next_state <= idle;</pre>
408
                        elsif(beat_tick = '1') then
409
```

```
next_state <= enda;</pre>
410
                       end if;
411
                  when others =>
413
                       next_state <= idle;</pre>
415
             end case;
416
417
         end process CombLogic;
418
419
         RepeatCounter: process(clk, repeat_tick, reps, introselector)
420
         begin
421
             if (rising_edge(clk)) then
422
                  if (repeat_tick = '1') then
                       if (reps = '1') then
424
                           introSelector <= not introSelector;</pre>
425
                           reps <= '0';
426
                       else
                           reps <= not reps;</pre>
428
                       end if;
                  end if;
430
             end if;
         end process RepeatCounter;
432
    end Behavioral;
434
```

Figure 6: VHDL for DDS

Figure 7: VHDL for PWM

Figure 8: VHDL for PlayCount

Figure 9: VHDL for FreqLUT

7.2.3 Resource utilization

Figure 10: Advanced HDL Synthesis Report

Macro Statistics		
# Counters	:	3
14-bit up counter	:	1
32-bit up counter	:	1
4-bit up counter	:	1
# Accumulators	:	1
13-bit up accumulator	:	1
# Registers	:	8
Flip-Flops	:	8
# Comparators	:	2
10-bit comparator greater	:	1
4-bit comparator equal	:	1
# Multiplexers		10
1-bit 2-to-1 multiplexer	:	2
13-bit 2-to-1 multiplexer	:	7
8-bit 2-to-1 multiplexer	:	1
# FSMs	:	1

Figure 11: Device Utilization Summary

Slice Logic Utilization: Number of Slice Registers: Number of Slice LUTs: Number used as Logic:	189 335 335	out	of	18224 9112 9112	1% 3% 3%
Slice Logic Distribution:					
Number of LUT Flip Flop pairs used:	346				
Number with an unused Flip Flop:	157	out	of	346	45%
Number with an unused LUT:	11	out	of	346	3%
Number of fully used LUT-FF pairs:	178	out	of	346	51%
Number of unique control sets:	20				
IO Utilization:					
Number of IOs:	29				
Number of bonded IOBs:	29	out	of	232	12%
IOB Flip Flops/Latches:	2				
Specific Feature Utilization:					
Number of BUFG/BUFGCTRLs:	2	out	of	16	12%

7.2.4 UCF

- 7.3 Memory Map
- 7.4 Timing Diagram

7.5 Data Sheets

The proceeding pages contain data sheets for parts used in this project that are not already on the class website. They include data sheets for these parts:

- \bullet PmodAMP2
- PmodBB

PmodAMP2™ Reference Manual

Revision: August 2, 2012 Note: This document applies to REV B of the board.



1300 NE Henley Court, Suite 3 Pullman, WA 99163 (509) 334 6306 Voice | (509) 334 6300 Fax

Overview

The PmodAMP2 amplifies low power audio signals to drive a monophonic output. The module features a digital gain select that allows output at 6 dB and 12 dB with pop-and-click suppression. A Digilent 6-pin connector provides the audio input to the module and a 1/8-inch mono jack supplies the speaker output.

For customer convenience, Digilent has an inexpensive speaker and enclosure available for sale that is suitable for use with the PmodAMP2. Also, unlike most Digilent Pmod modules that accept only digital inputs, the PmodAMP2 accepts analog inputs and pulse width modulated digital inputs.

Inputs and Outputs (I/O)

The PmodAMP2 accepts either digital or analog inputs at a voltage range of 0-Vcc. Typically a Digilent system board supplies power to the module at 3.3V, though the maximum supply voltage is 5.0V. The connector J1 provides the audio input, gain select, shutdown select, and power. (See figure 1)

There are several suitable inputs for the PmodAMP2. The typical input is a pulse width modulated (PWM) signal produced by a digital output from a Digilent programmable logic system board or microcontroller board. The low pass filter on the input acts as a reconstruction filter to convert the PWM digital signal into an analog voltage on the amplifier input.


The PmodAMP2 also accepts analog inputs with an input voltage range of 0-Vcc. These inputs will often be from an analog to digital converter module, like the Digilent PmodDA1 or PmodDA2. The output of a digital to analog



Features Include:

- Analog Devices SSM2377: Filterless, High Efficiency, Mono 2.5 Watt Class-D Audio Amplifier
- Digital gain select
- Pop –and-click suppression
- Micropower shutdown mode
- 1/8-inch mono speaker jack
 A 6-pin header for input
- 2.5V 5V operating voltage

Figure 1



Doc: 502-233 page 1 of 2



converter module will normally have a voltage range of 0-3.3V and should have a sample rate of at least 16Khz. The low pass filter on the input removes the high frequency artifacts generated during the sampling process.

Additionally, the PmodAMP2 accepts inputs from a variety of line level audio signals. A line level input, like the output of a portable CD player or MP3 player, will typically be a 1V peak-to-peak analog voltage. The input bandpass filter clarifies and amplifies the input voltage from the signal source and then directs the signal to the output jack to drive a speaker. The connector J2 operates as the speaker output. (See figure 1)

Functional Description

The gain on the PmodAMP2 may be selected by tying the GAIN input to either logic '1' or logic '0'. (See table 1)

Table 1

GAIN Input	Gain
1	6 decibels (dB)
0	12 decibels (dB)

The PmodAMP2 features a micropower shutdown mode with a typical shutdown current of 100 nA. Users can enable the shutdown by applying a logic low to the SHUTDOWN pin. A10K-ohm resistor pulls the pin down to ground. To operate the AMP2 users must ensure the SHUTDOWN pin is in the highest position.

Customers will generally use the PmodAMP2 module with a Digilent programmable logic system board or microcontroller board. These boards produce either a pulse width modulated digital signal or an analog signal via a digital to analog converter. Most Digilent system boards have 6-pin connectors that allow the PmodAMP2 to plug directly into the system board or to connect via a Digilent 6-pin cable.

Some older model Digilent boards may need a Digilent Module Interface Board (MIB) and a 6-pin cable to connect to the PmodAMP2. The MIB plugs into the system board and the cable connects the PmodAMP2 to the MIB.

Note: For more information about the operation and features of the Analog Devices SSM2377 Audio Amplifier integrated circuit please see the datasheet available at www.analog.com.

Doc: 502-233 page 2 of 2

Copyright Digilent, Inc. All rights reserved. Other product and company names mentioned may be trademarks of their respective owners.




Figure 14: PmodBB Schematic