# Lab 7 (Albections) Prela Lab 7 (Albections) Pr

# Name: Chenjie Luo

## Sign the following statement:

On my honor, as an Aggie, I have neither given nor received unauthorized aid on this academic work

Chenjie Luo

## 1 Objective

The objective of this lab is to gain further experience with Verilog HDL and VCS. particular, you will explore procedural Verilog, and simulation timing constructes. lab you are expected to have some knowledge of Verilog programmeng dvised to review the Verilog lecture videos posted on the course website as needed.

In this lab you willimplement various datapath elements, ding the register file, sign extender and ALU module with its control. For this lab you are expected to be familiar with the ALU design (see Chapter C.5 of the textbook), e CDROM). In addition, you should have a thorough understanding of the MIPS instruction set.

## 2 Verilog Review

#### 2.1 Procedurællocks

In digital design there are two types of elements binational lements and sequential elements. Verilog provides mechanisms to modes elements using the alwaysign and initial statements:

• Combinational elements can be modeled using assign and always statements.

- Sequential elements can be modeled using only always statements.
- Non-synthesizable constructs can use istable ments.

#### 2.1.1 Initiabtatements

An initial block as the name suggests, executed only oncest the beginning of the simulation. This is usually usefufor writing test benchest we have multiple initial blocks then all of them are executed in parallel at the beginning of the simulation.

```
i n i t i a begin
c | k = 0;
r e s e ⊨ 0;
r e q 0 = 0;
r e q 1 = 0;
end
```

In the above example, at the beginning of simulation, (i.e., at time zero), all the variables inside the block marked by *begin* and *end* are driven zero.

## 2.1.2 Always statements

As the name suggests, always block executes periodically throughout the program, unlike initial blocks which are executed only on a ceecond difference is that an always block should have a sensitivity list or a delay associated heits it in the its it is the conditions which trigger the execution the always block.

```
always @ (a or b or sel)
begin
y = 0;
if (sel== 0) begin
y = a;
end els ebegin
y = b;
end
end
```

As shown above, the @ symbol after reserved word *always* indicates that the block will be executed whenever the condition in parenthesis after @nitosatisfiedIn this case whenever the variables **a** or **b** or **sel** are modified the *always* block is executed.

Note that *always* blocks cannot drive **wire** data type, but instead can drive **reg** data type. In addition, we note that the statements that need to be executed sequentially must be enclosed inside a begin-end block.

## 2.1.3 Continuous assignments

The Verilog includes the *continuous assign* construct, which usually represent the combinational logicFor example, consider the following assignment:

```
assign x = y \& z
```

This assignment describes an "AND" gate whose inputs are connected to wires y and z and whose output is connected to wire continuous assignments, the left-hand size of the expression must be a wire a rule, the register are given values at discrete times, while the nets are always given a value.

The continuous assignments often use the following conditional operator:

```
conditio?nexpressio:n & xpression 2
```

The condition is the logical expression which has the true or falsefresult is true, expression1 is evaluated, otherwise expression2 is evaluated ple, a multiplexor with input signals in0, in1, output signal out, and control signal s can be described by the following statement:

```
assign out = s ? in 1: in 0;
```

## 2.2 Timing Control

The timing control is an important and useful feature provided by Tiveriihoggcontrol is needed to simulate propagation or switching delay in chips/gatæinoinog/icoatrol is also used in testbench code to simulate timing delays to produce input waveforms.

The Verilog language provides three typesxpflicit timing control. The first type is a delay control which an expression specifies the time duration between initially encountering the statement and when the statement actually three setteend type of timing controls the event expression hich allows statement execution third type is a wait statement which suspends execution until a certain condition is not to the following:

- 1. Gate or wire delay, if specified;
- 2. A delay control, introduced by the # symbol;
- 3. An event control, introduced by the @ symbol;
- 4. The wait statement.

### 2.2.1 Delay Controus

A delay controexpression specifies the time duration between initially encountering the statement and when the statement actually exeoutesample:

```
#10 A = A + 1;
```

Specifies to delay 10 time ticks before executing the procedural assignment that attement. # may be followed by an expression with variables.

#### 2.2.2 Timescale

In Verilog there are no default units of for the "tidks" tead they are typically defined explicitly in the testbench for each particular design with a "timescale" Verilog directive thus:

'timescale time unit base / precision base

This command specifies the time units and precision of time tick delays:

time unitThe amount of time a tick delay of 1 represidutes be 1 10 or 100.

base The time base for each ulliust be:s ms us ns ps or fs.

precision Represents how many decimal points of precision to use relative to the time units.

Example timescale with 1ns units and 10ps of precision:

'timescale 1 ns / 10 ps

#### **2.2.3 Events**

The execution of a procedusabtement can be triggered with a value change on a wire or register, or the occurrence of a named event.

Some examples

**Note**: In the forms using *posedge* and *negedge*, the must be followed by a 1-bit expression, typically a clock.

#### 2.2.4 User-defined events

Verilog also provides features to name an event and then to trigger the occurrence of that event. We must first declare the event:

#### event event6;

To trigger the event, we use the -> symbol:

->event6; To control a block of code for this event, we use the @ symbol:

```
@(event6bègin
<someprocedurcandle>
end
```

We assume that the event occurs in one threadomtrol,i. e., concurrently and the controlled code is in another thread veraevents may be or-ed inside the parentheses (after @ symbol).

#### 2.2.5 Wait Statement

The wait statement allows a procedural statement or a block to be delayed until a condition becomes true.

```
wait (A == 3)
begin
A = B & C;
end
```

## 2.3 Blocking and non-blocking Assignments

In the previous sections we saw the assignments which use the "="Souther absignments are referred to as blocking assign Weith's such assignments, the next statement after the assignment statement does not begin executing until the assignment has finished. The blocking assignments have the form

```
left -handside=[controlr]ight-handide;
```

For example, consider the following assignment with intra-assignment delay:

```
y = #10 x + z;
```

The execution of this statement requires the following steps:

- 1. Evaluation of the right-hand side and saving the result this case, the value of x + z will be evaluated;
- 2. Wait for the specified delay in this case 10 ticks;
- 3. Perform the assignment.

The execution of this statement includes waiting for 10 time that is, the next statement will execute only after 10 tidks, this statement blocks the next one until the waiting is over.

A blocking statement may wait for a specific event to forexample, consider the following statement:

```
y = @(posedgec|k)y + z;
```

This statement first evaluates the right-hand side expression (y + z) and then waits for rising edge of clk and performs the assignment.

Non-blocking assignments use the "<=" open at the "<=" open at the control of the

```
left-handside<=[control]ght-randside;</pre>
```

For example consider the following assignment with intra-assignment delay:

```
y \le #10 x+z;
```

The execution of this statement requires the following steps:

- 1. Evaluate the right-hand side and save the **resthits** case, the value of x + z will be evaluated;
- 2. Put the assignment on the waiting list to be executed at t + 10 time heriest is the current time.
- 3. Continue the next assignment at time *t*.

## 2.4 System Tasks

Verilog provides a means for executing system level operations on the host machine during simulation via system tasks.system tasks use the form \$<keyw@rcbmmonly used system task is \$displaywhich prints variablestrings,and expressions to the terminal window when invokedThe syntax for \$display follows very closely to that printf in C. Another usefusystem task is \$monitorphich continuously monitors the signals specified in the parameter list and prints to the terminalnever any offices signals change.\$monitor needs to only be invoked once and can be toggle on and off by other system tasks not mentioned harether useful system task is \$time, which provides the current simulation time when invorted.lly, for exiting simulation, Verilog provides the \$finish system task.

## 3 ALU Datapath

In this lab, you will design the 32-bit Arithmetic Logic Unit (ALU) as described in Chapter C.5 of the textbookour ALU will become an important part of the MIPS microprocessor that you will build in later labs, so it is advised to do this lab carefully.




Fig. 1: ALU Block

#### 3.1 ALU and ALU CONTROL Blocks

As you know, the ALU is the most crucial element in any processor data-pathmost every instruction uses ALU for some process frog example ADD and ADDI use the ALU for addition, SUB for subtraction, OR and ORI for logical OR, etc.

As shown in Figure 1an ALU module takes two 32-bit inputs (BusA and BusB), performs an operation as specified by the 4-bit ALUCtrl field outputs the result on the 32 bit output bus BusW. When the value on BusW is 0, the Zero signal is set to 1, otherwise it is set to 0.

The basic operations performed by an ALU are:

- 1. Addition
- 2. Subtraction
- 3. OR
- 4. AND
- 5. Set on less than (compare and set)

In this lab, we will be extending the ALU to implement 2 additional operations:

- 1. Shift left
- 2. Shift right

The shift left operation takes two values, A and B, each of which is A > 2 shiftsed left B bits (A < < B), and written to VB hift right works in an similar manner but shifts to the right instead of the left.

## 4 Questions

1. The goal of the following model is generate a clock waveform that has the clock high 4 time units and low 4 time units; the first rising edge at time 200 mplete the missing lines.

```
module q2;
reg clock;
i n i t i a begin
clock = 0;
...
end
end
endmodule
```

```
#20 clock=1;
forever
begin
#4 clock=0;
#4 clock=1;
end
```

2. The following model produces a 4 bit output that counts the number of rising clock edges which have occurred output should be produced on the falling edge of the clock. Complete the missing fields.

```
module Counter (count, clock);
input clock;
output count;
reg [3:0]...., counteg;
initiatounteg=0;
always@(posedgeclock)
....;
always@(....)
....=countreg;
endmodule
```

```
1 : count
2 :
count_reg=count_reg + 1;
3 :
negedge clock
4 : count
```

|  | 3. | Consider | the | following | code | snippets: |
|--|----|----------|-----|-----------|------|-----------|
|--|----|----------|-----|-----------|------|-----------|

(a) A = 1; B = 2; A = B; B = A;

What will be the values in A and B after the above code is executed?

```
A=2 and B=2
```

(b) A = 11; B = 22; A <= B; B <= A;

What will be the values in A and B after the above code is executed?

```
A=22 and B=11
```

4. What will the following code display to the terminal?

```
module t e s t 1 ( i 1 , i 2 );
input i1, i2;
reg [31:0a;
always @( i 1 ) begin
#1a = 1;
#5 a = a + 1;
#5 a = a + 2;
end
initia begin
$monitor ($time, "\t a = %d", a);
end
endmodule
module testtest1();
reg i1, i2;
test1t1(i1,i2);
initia begin
i 1 = 1;
#2 i 1 = 0;
#10 $finish;
end
endmodule
```

```
a = 2 //when i1 = 1
a = 1 // after 1 unit of time, time = 1
a = 2 // after 2 unit of time, time = 2
a = 1 // after another 1 unit of time, time = 3
a = 2 // after another 5 unit of time, time = 8
```

5. What are the values of the variable out in the following code


```
module t e s t();
reg c l o c k;
reg out;

i n i t i a begin
    c l o c k = 1 ' b1;
forever #5 c l o c k = ! c l o c k;
end

i n i t a l begin
    out = 1 ' b0;
#50 $ f i n i s h;
end

always @( posedgec l o c k begin
#5 out = ! out;
end
```

#### endmodule



6. Assume an MxN register file where *M* is the number of registers and *N* is the number of bits in each register. The register file can read 2 registers and optionally write a single register in each clock cycle on a clock edge if write is Third bredults in 2 data outputs and 6 inputs.

What are the different input and outputs of the register file? Include the width of each portExpress appropriate values in terms of M and N.

```
input:
read register number 1; width = N
read register number 2; width = N
write register; width = 32
write data; width = N
write; width = 1
clock; width = 1
output:
read data 1; width = N
read data 2; width = N
```

7. What is the operation that your ALU performs with the following instructions?

| Instruction            | ALU Action       |
|------------------------|------------------|
| LW (Load Word)         | add              |
| SW (Store Word)        | add              |
| BEQ (Branch of Equal)  | subtract         |
| SLT (Set on Less Than) | set on less than |
| SLL                    | shift left       |
| SRL                    | shift right      |

### 8. ALU Control

The ALU control block takes 2 inputs

- The function field from an R-TYPE instruction (bits [5:0] of the instruction).
- ALUOP(2 bits) from the main control unit

The output of the ALU control unit is a 4-bit signal, which directly controls the ALU. Give the ALU Ctrl values for the following operations:

**Note**: For Shift operations (shift left and shift right), you may used any unassigned value. For the purposes of this lab, use 0011 for shift right, and 0100 for shift left.

| Operation        | ALU Control lines |
|------------------|-------------------|
| Addition         | 0010              |
| OR               | 0001              |
| AND              | 0000              |
| Subtract         | 0110              |
| Set on Less Thar | 0111              |
| NOR              | 1100              |
| SRL              | 0011              |
| SLL              | 0100              |

9. How would you extend the datapath in Figure 2 to implement the SLL and SRL instructions **Note:** The ALU needs the first port to contain the value to shift and the second to contain the amount to shift always pecial attention to the data path for these values.




Fig. 2: ALU Datapath

RegDst: 0
RegWrite: 1
ALUSrc: 1
ALU control: 0100(SLL), 0011(SRL)
MemWrite: 0
MemRead: 0
MemtoReg: X
PCSrc: 0

## 10. The ALUOP takes 3 values:

- 00 Override Add (AKA Implicit Add) (Used by load and store and addi).
- 01 Override Subtract (used by beq).
- 10 Use Function Field (used by R-Type instructions).
- 11 Override OR (Used by ori)

Complete the following table for mapping the ALUOP and FUNCT fields to ALUCTRL signals.

| Instruction | ALUOP    | Funct Field  | ALU operation    | ALU Control |  |
|-------------|----------|--------------|------------------|-------------|--|
|             | (2 bits) | Instruct[5:0 | 0]               | (4 bits)    |  |
| LW          | 00       | XXXXXX       | addition         | 0010        |  |
| SW          | 00       | XXXXXX       | addition         | 0010        |  |
| BEQ         | 01       | XXXXXX       | subtraction      | 0110        |  |
| ADD         | 10       | 100000       | addition         | 0010        |  |
| SUB         | 10       | 100010       | subtraction      | 0110        |  |
| AND         | 10       | 100100       | AND              | 0000        |  |
| OR          | 10       | 100101       | OR               | 0001        |  |
| ORI         | 11       | 100101       | OR               | 0001        |  |
| SLT         | 10       | 101010       | set on less than | 0111        |  |
| SLL         | 10       | 000000       | shift left       | 0011        |  |
| SRL         | 10       | 000010       | shift right      | 0100        |  |

**Note**: You will use the above mapping to implement the ALU control block during inlab.

| Test # | Test              | ALUCtrl       | Α          | В          | W          | Zero |
|--------|-------------------|---------------|------------|------------|------------|------|
|        |                   | (4 bits)      | (32 bits)  | (32 bits)  | (32 bits)  |      |
| 1      | ADD 0, 0          | 2             | 0x00000000 | 0x00000000 | 0x00000000 | 1    |
| 2      | ADD 0, −1         | 2             | 0x00000000 | 0xFFFFFFF  | 0xFFFFFFF  | 0    |
| 3      | ADD -1, 1         | 2             | 0xFFFFFFF  | 0x0000001  | 0x00000000 | 1    |
| 4      | ADD <i>F F,</i> 1 | 2             | 0x000000FF |            |            |      |
| 5      | SUB 0, 0          | 6             | 0x00000000 | 0x00000000 | 0x00000000 | 1    |
| 6      | SUB 1, −1         |               |            |            |            |      |
| 7      | SUB 1, 1          |               |            |            |            |      |
| 8      | SLT 0, 0          | 7             | 0x00000000 | 0x00000000 | 0x00000000 | 1    |
| 9      | SLT 0, 1          |               |            |            | 0x00000001 | 0    |
| 10     | SLT 0, −1         |               |            |            | 0x00000000 | 1    |
| 11     | SLT 1, 0          |               |            |            |            |      |
| 12     | SLT −1, 0         |               | 0xFFFFFFF  |            |            |      |
| 13     | AND 0xFFFFFFF,    |               | 0xFFFFFFF  |            |            |      |
|        | 0xFFFFFFF         |               |            |            |            |      |
| 14     | AND 0xFFFFFFFF,   |               | 0xFFFFFFF  | 0xCAFEBABE | 0xCAFEBABE |      |
|        | 0xCAFEBABE        |               |            |            |            |      |
| 15     | AND 0x00000000,   |               |            |            |            |      |
|        | 0xFFFFFFF         |               |            |            |            |      |
| 16     | AND 0x12345678,   |               | 0x12345678 |            |            |      |
|        | 0x87654321        |               |            |            |            |      |
| 17     | OR 0xF0F0F0F0,    |               | 0xF0F0F0F0 | 0x0000FFFF |            | 0    |
|        | 0x0000FFFF        |               |            |            |            |      |
| 18     | OR 0x12345678,    |               |            |            |            |      |
|        | 0x87654321        |               |            |            |            |      |
| 19     | SLL 0x12345678,0x |               | 0x12345678 | 0x00000002 |            |      |
| 20     | SLL 0x80000000,0x |               | 0x80000000 |            |            |      |
| 21     | SRL 0x00000001,0  |               | 0x0000001  | 0x00000003 |            |      |
| 22     | SRL 0x00001234,0x | <b>&lt;</b> 6 | 0x00001234 | 0x00000006 |            |      |

Tab. 1: ALU Test Vectors

11. During the in-labyou willbe implementing the ALU blocks part of the design processyou need to develop an appropriate set of test vectors to verify basic functionality. Complete Table 1 (submit hardcopy or via email) to verify that all 7 ALU operations work as designed to that all values are expressed in hexadecimal. You will use this table to test the ALU Verilog code that you will implement during the in-lab (make sure to keep a copy of your submitted answers).

| Test 7 | # Test                        | ALUCtrl<br>(4 bits) | A<br>(32 bits) | B<br>(32 bits) | W<br>(32 bits)    | Zero |
|--------|-------------------------------|---------------------|----------------|----------------|-------------------|------|
| 1      | ADD 0,0                       |                     | 0x00000000     | 0x00000000     | 0x00000000        | 1    |
| 2      | ADD 0, 0                      | 2                   |                |                |                   | 0    |
| 3      | ADD 0, -1<br>ADD -1, 1        | 2                   | 0x00000000     | 0xFFFFFFFF     | 0xFFFFFFF         |      |
| 4      | ADD -1, 1<br>ADD FF, 1        | 2003                | 0xFFFFFFFF     | 0x00000001     | 0x00000000        | 1    |
| 5      | SUB 0.0                       | 2                   | 0x000000FF     | 100ccoooX0     | 0×00000100        |      |
| 6      |                               | 6                   | 0x00000000     | 0x00000000     | 0x00000000        | 1    |
| 7      | SUB 1, -1                     | 6                   | 0× 0000 0001   | OXFFFFFFF      | 0100000000        | 0    |
| 8      | SUB 1, 1                      | 6                   | 0x 0000 000    | 0x00000001     | 0x 0000 0000      | 1    |
|        | SLT 0,0                       | 7                   | 0x00000000     | 0x00000000     | 0x00000000        | 1    |
| 9      | SLT 0, 1                      | 7                   | 0×00000000     | 0x00000001     | 0x00000001        | 0    |
| 10     | SLT 0, -1                     | 7                   | 0× 00000000    | OX FFFFFFF     | · 0x00000000      | 1    |
| 11     | SLT 1,0                       | 7                   | 10000000 XQ    | 0x0000000      | OXDODGOOO         | 1    |
| 12     | SLT -1,0                      | 7                   | 0xFFFFFFFF     | 0X 0000 0000   | 0x00000001        | 0    |
| 13     | AND 0xFFFFFFFF,<br>0xFFFFFFFF | 0                   | 0xFFFFFFFF     | OXFFFFFF       | No. 10 April 1999 | _    |
| 14     | AND 0xFFFFFFFF,<br>0xCAFEBABE | 0                   | 0xFFFFFFF      | 0xCAFEBABE     | 0xCAFEBABE        | 0    |
| 15     | AND 0x00000000,<br>0xFFFFFFF  | 0                   | 0X00000000     | OXFFFFFFF      | 0×0000000         |      |
| 16     | AND 0x12345678,<br>0x87654321 | 0                   | 0x12345678     | 0x87654321     | 0x 02244 220      |      |
| 17     | OR 0xF0F0F0F0,<br>0x0000FFFF  | 1                   | 0xF0F0F0F0     | 0x0000FFFF     | 0X 0 000 0 0      | (    |
| 18     | OR 0x12345678,                |                     | DX 12346678    |                | OXFOFOFFF         |      |
|        | 0x87654321                    | 1                   | 3×9775         | 0×87654321     | 0197755           | 799  |
| 19     | SLL 0x12345678.0x2            | 4                   | 0x12345678     | 0x00000002     |                   |      |
| 20     | SLL 0x80000000.0x3            | 4                   | 0x80000000     |                | 0×480159E0        | -    |
| 1      | SRL 0x00000001,0x3            |                     | 0x00000000     | 0x30000003     | OX 00000000       | 1    |
|        | SRL 0x000001234,0x6           | 3                   |                | 0x00000003     | COCCOCOXO         |      |
| -      | 31tL 0x00001234,0x6           | 3                   | 0x00001234     | 0x00000006     | 0x00000024        |      |

Tab. 1: ALU Test Vectors

11. During the in-lab, you will be implementing the ALU block. As part of the design process, you need to develop an appropriate set of test vectors to verify basic functionality. Complete Table 1 (submit hardcopy or via email) to verify that all 7 ALU operations work as designed. Note that all values are expressed in hexadecimal. You will use this table to test the ALU Verilog code that you will implement during the in-lab (make sure to keep a copy of your submitted answers).