

ECEN 714 Lab 8  
Chenjie Luo




Fig. Schematic of my 8 bit pipelined adder





Fig. Layout of my 8-bit pipelined adder






Fig. LVS check






Fig. Simulation of my 8-bit pipelined adder








The output of  $11111111+00000000+1$  is  $00000000$  CARRY 1. Notice unit of  $O<3:0>$  in above figure is mV. Thus, they are actually logically low.



Again since setup time is 0.3ns, clock period needs to be greater than  $0.3\text{ns} + 1.54\text{ns} = 1.84\text{ns}$



The area I used is  $104.2 \times 146.5 = 15265.3$