ECEN 714 Lab 11 Chenjie Luo




Fig. 1 Simulation of my 4-bit adder

The critical path is the path starting from I<0> or J<0> pass one XOR(stage 1) and then NAND(stage 2) and NAND(stage 3) and then go through second one-bit adder from C to CARRY and go on. In the end, the path will exit at CARRY. Until now the whole path consists of 1 XOR and 8 NAND gates.

```
Firstly, a= Tigi, and for the largest path,
 there are 8 NAND gates and 1 XOR.

GNAND = Cin = 1.1875
    9 \times 0R = \frac{z(WP+WN)}{\frac{1}{2}(WP+WN)} = 4
As for electrical effort, since we have our design size from lab 4 and
  lab 5,

H = Cout-path = Cload = 30×10-15 F

Cin-path = Cinput = size of xor · hate Capacitance of xor = 3.87
 And size of XOR = size of Inverter + Nmos+PMOS = 0.9+0.4+1.2+0.3
And Branching effort.
b: = CXOR + CMAND CXOR + CMAND = 4, 1=1,2,3
      (CXDR+CNAND) 3 = 8.01 , i=4,...,9
 So B= 11 bi= 1.69×107
Thus, f = (aBH) == 10.038
Take new from = 3, which is between 2.7 and 4.
 Thus, take into Cout'= (Cinchext stage)+Cxor for stage 1.3.5.7

Cinchext stage), for stage 2.4.6.8.9
 Then set Cout new = max ( Cout, Cout_old) for every stage,
 We canget resized transistors.
 For example, the last stage is NAND gate,
 Firstly Cin = Cout . 9i /f = 1.187 x10-14 F
  And this Cin is also Cout of stage 8.

And since we set Prioris vatio = 0.65

Prioris new size = 0.65 x new cin = 2.357 pm.
  NMOS new size = 0.3 x Pmos new size = 1.08@ Mm
    Then solve for stage 8, stage 7, ... stage , similarly
```

Fig.2 Calculation Steps




Fig. 3 Schematics of my resized 4-bit adder in transistor level




Fig. 4 Critical Path on the Schematics




Fig.5 Waveform of 1111 + 0000 CARRY In 1




Fig. 6 Delay of O<3:0> and CARRY



Fig. 7 Power from VDD




Fig. 8 1010+0101 carry in 0




Fig. 9 Delay of O<3:0> and CARRY



Fig.10 Power from VDD




Fig. 11 1010+0101 carry in 1




Fig. 12 Delay of O<3:0> and CARRY




Fig. 13 Power from VDD




Fig. 14 1100 + 1000 Carry in 0




Fig. 15 Delay of O<3:0> and CARRY




Fig.16 Power from VDD