

ECEN 714 Lab 11

Chenjie Luo




Fig. 1 Simulation of my 4-bit adder

The critical path is the path starting from I<0> or J<0> pass one XOR(stage 1) and then NAND(stage 2) and NAND(stage 3) and then go through second one-bit adder from C to CARRY and go on. In the end, the path will exit at CARRY. Until now the whole path consists of 1 XOR and 8 NAND gates.

Firstly, $G = \pi g_i$, and for the ^{critical} longest path, there are 8 NAND gates and 1 XOR.

$$g_{\text{NAND}} = \frac{C_{\text{in}}}{C_{\text{inverter}}} = 1.1875$$

$$g_{\text{XOR}} = \frac{2(W_P + W_N)}{\frac{1}{2}(W_P + W_N)} = 4$$

As for electrical effort, since we have our design size from lab 4 and lab 5,

$$H = \frac{C_{\text{out-path}}}{C_{\text{in-path}}} = \frac{C_{\text{load}}}{C_{\text{input}}} = \frac{30 \times 10^{-15} \text{ F}}{\text{size of XOR} \cdot \text{gate capacitance of XOR}} = 3.87$$

$$\text{And size of XOR} = \text{size of Inverter} + N_{\text{mos}} + P_{\text{mos}} = 0.9 + 0.4 + 1.2 + 0.3 = 2.8 \mu\text{m}.$$

And Branching effort.

$$b_i = \frac{C_{\text{XOR}} + C_{\text{NAND}}}{C_{\text{XOR}}} \cdot \frac{C_{\text{XOR}} + C_{\text{NAND}}}{C_{\text{NAND}}} = 4, i=1,2,3$$

$$b_i = \left(\frac{C_{\text{XOR}} + C_{\text{NAND}}}{C_{\text{NAND}}} \right)^3 = 8.01, i=4, \dots, 9$$

$$\text{So } B = \pi b_i = 1.69 \times 10^7$$

$$\text{Thus, } f = (GBH)^{\frac{1}{4}} = 10.038$$

Take new $f_{\text{new}} = 3$, which is between 2.7 and 4.

Thus, take into $C_{\text{out}}' = \begin{cases} C_{\text{in(next stage)}} + C_{\text{XOR}} & \text{for stage 1, 3, 5, 7} \\ C_{\text{in(next stage)}} & \text{for stage 2, 4, 6, 8, 9} \end{cases}$

Then set $C_{\text{out new}} = \max(C_{\text{out}}', C_{\text{out old}})$ for every stage,

We can get resized transistors.

For example, the last stage is NAND gate,

$$\text{Firstly } C_{\text{in}} = C_{\text{out}} \cdot g_i / f = 1.187 \times 10^{-14} \text{ F}$$

And this C_{in} is also C_{out} of stage 8.

$$\text{And since we set } \frac{P_{\text{mos}}}{N_{\text{mos}}} \text{ ratio} = \frac{0.65}{0.3}$$

$$P_{\text{mos new size}} = \frac{0.65}{0.3} \times \frac{\text{new } C_{\text{in}}}{\text{old } C_{\text{in}}} = 2.357 \mu\text{m}$$

$$N_{\text{mos new size}} = \frac{0.3}{0.65} \times P_{\text{mos new size}} = 1.08 \mu\text{m}.$$

Then solve for stage 8, stage 7, ... stage 1 similarly.

Fig.2 Calculation Steps




Fig. 3 Schematics of my resized 4-bit adder in transistor level




Fig. 4 Critical Path on the Schematics




Fig.5 Waveform of 1111 + 0000 CARRY In 1




Fig. 6 Delay of O<3:0> and CARRY




Fig. 7 Power from VDD




Fig. 8 1010+0101 carry in 0




Fig. 9 Delay of O<3:0> and CARRY




Fig.10 Power from VDD




Fig. 11 1010+0101 carry in 1




Fig. 12 Delay of O<3:0> and CARRY




Fig. 13 Power from VDD




Fig. 14 1100 + 1000 Carry in 0




Fig. 15 Delay of O<3:0> and CARRY




Fig.16 Power from VDD