

<https://doi.org/10.1038/s41528-026-00621-w>

# Seed-assisted polarity control of flexible WSe<sub>2</sub> transistors and demonstration of CMOS inverter

Quỳnh Thị Phùng<sup>1,2</sup>, Kha Minh Nguyen<sup>3</sup>, Ji-Yong Park<sup>4</sup> & Alwin Daus<sup>2</sup>✉


Polarity engineering of transition metal dichalcogenide field-effect transistors (FETs) has become a key requirement for complementary logic. Here, we report the polarity control of flexible tungsten diselenide (WSe<sub>2</sub>) FETs with atomic layer deposited (ALD) top-gate dielectrics. We identify evaporated WO<sub>x</sub> as suitable seeds for ALD top-gates enabling p-channel WSe<sub>2</sub> FETs, while evaporated Al seeds lead to n-channel FETs. Our flexible p-channel FETs achieve good drain current on/off ratio up to 10<sup>6</sup>, enhancement-mode operation with a negative threshold voltage, and low off-current down to  $\sim 6 \times 10^{-7} \mu\text{A}/\mu\text{m}$ , which are important for low-power operation. Combining both seed layers in one fabrication process, we demonstrate flexible WSe<sub>2</sub> complementary metal-oxide-semiconductor (CMOS) inverters. Our inverters show good switching behavior with voltage gain up to 65 and total noise margin up to  $\sim 88\%$ . Overall, this study provides a strategy on polarity engineering of flexible WSe<sub>2</sub> FETs and highlights the potential of flexible complementary WSe<sub>2</sub> electronics.

Two-dimensional (2D) transition metal dichalcogenides (TMDs) have gained increased interest for the next-generation flexible and wearable electronics due to their superior transistor scaling prospects, excellent electrical properties, and outstanding mechanical flexibility<sup>1,2</sup>. Among the various TMD semiconductors, tungsten diselenide (WSe<sub>2</sub>) stands out as a particularly versatile channel material. In contrast to other TMDs (e.g., MoS<sub>2</sub>) which typically exhibit unipolar n-type behavior, WSe<sub>2</sub> supports both n-type and p-type transports, making it highly suitable for complementary logic circuits using a single semiconductor<sup>3</sup>. WSe<sub>2</sub> also offers high carrier mobilities, up to 350 cm<sup>2</sup>V<sup>-1</sup>s<sup>-1</sup> for holes and 150 cm<sup>2</sup>V<sup>-1</sup>s<sup>-1</sup> for electrons at room temperature<sup>3–5</sup>, potentially outperforming most flexible-compatible semiconductors such as organic materials<sup>6</sup>, amorphous oxides<sup>6,7</sup>, and low temperature polysilicon<sup>8</sup>. Its atomically thin nature suppresses short-channel effects more effectively than other materials, providing a promising route for device scaling, which could lead not only to notable performance improvements but also reduced power consumption<sup>9,10</sup>. These attributes highlight WSe<sub>2</sub> as a promising candidate for high-performance, low-power flexible complementary metal-oxide-semiconductor (CMOS) technologies<sup>11</sup>.

To achieve truly flexible CMOS technology with WSe<sub>2</sub>, it is important to control the polarity for n-channel and p-channel operation without degrading other field-effect transistor (FET) characteristics. Conventional doping strategies like in silicon are incompatible with the TMD crystal

structure and substitutional doping has proven difficult due to deterioration of carrier mobility<sup>12–14</sup>. Thus, other means of doping have been explored, typically on rigid substrates, such as double gate engineering<sup>15</sup>, contact engineering<sup>16</sup>, interface charge control<sup>17</sup>, and chemical doping<sup>18</sup>. Nevertheless, no prior work has established a reliable polarity-engineering strategy for WSe<sub>2</sub> implemented on flexible substrates. Related studies on other TMDs including MoS<sub>2</sub> and WS<sub>2</sub>, have demonstrated that dielectric and interface engineering can effectively improve device performance. In particular, high k-dielectric integration has been shown to enhance electrostatic gate control, while interface and contact engineering strategies can reduce Schottky barrier height and contact resistance<sup>19–21</sup>. Furthermore, chemical doping has been reported to modulate carrier polarity of MoS<sub>2</sub> FETs<sup>22</sup>. These studies highlight the importance of dielectric, interface, and doping engineering for high-performance and polarity tuning of TMD electronics. However, polarity control is harder for top-gates than for back-gates and achieving such control in flexible devices is challenging due to several factors such as unintentional doping by top-gate dielectric deposition<sup>23,24</sup> and limited processing temperature range for flexible substrates<sup>25</sup>. Throughout the development of doping strategies, AlO<sub>x</sub> has been reported as an n-type dopant for TMDs<sup>24</sup> and oxidized WSe<sub>2</sub> as a p-type dopant<sup>26,27</sup>. Evaporated WO<sub>x</sub> has been used as an encapsulation layer<sup>28</sup>, and adhesion contact layer for p-channel WSe<sub>2</sub> FETs on rigid substrates<sup>29</sup>. Besides that, ultra-thin ( $\sim 1.5$  nm) evaporated Al has widely been used as a seed layer for atomic

<sup>1</sup>Department of Microsystems Engineering, University of Freiburg, Freiburg, Germany. <sup>2</sup>Institute of Semiconductor Engineering, University of Stuttgart, Stuttgart, Germany. <sup>3</sup>Research Institute of Basic Science, Ajou University, Suwon, Korea. <sup>4</sup>Department of Physics and Department of Energy Systems Research, Ajou University, Suwon, Korea. ✉e-mail: [alwin.daus@iht.uni-stuttgart.de](mailto:alwin.daus@iht.uni-stuttgart.de)



**Fig. 1 | Flexible p-channel WSe<sub>2</sub> FETs with WO<sub>x</sub> seed.** **a** Schematic FET cross-section on polyimide (PI) substrate. **b** Transfer characteristics of a p-channel WSe<sub>2</sub> FET. The solid lines present the off-to-on  $V_{GS}$  sweeps and the dashed lines present the on-to-off  $V_{GS}$  sweeps. **c**, **d**  $|I_{D,max}|$  extracted at  $V_{GS} = -20$  V,  $I_D$  on/off ratio and  $\mu_{FE,ext}$ . The  $\mu_{FE,ext}$  were extracted at  $V_{DS} = -0.1$  V. **e** Benchmarking of off-current  $|I_{D,0V}|$  vs.  $I_D$  on/off ratio of micron-scale top-gated p-channel WSe<sub>2</sub> FETs with different seeds (Al, Ti, oxidized WSe<sub>2</sub>: O-WSe<sub>2</sub>). Filled markers present devices on rigid substrates and unfilled markers present flexible devices. Best corner is the desired corner for low-power devices.

layer deposition (ALD), typically leading to more pronounced n-channel behavior of WSe<sub>2</sub> FETs due to the formation of AlO<sub>x</sub><sup>30–32</sup>. However, evaporated WO<sub>x</sub> has not been investigated as a seed layer in top-gated devices nor in flexible FETs. We note that for top-gated devices, the seed between the dielectric and channel also acts as nucleation promoter facilitating the top-gate dielectric formation via thermal ALD<sup>33</sup>.

In parallel with the development of complementary FETs, the study on CMOS inverters based on TMDs has also been reported. However, most existing demonstrations either rely on rigid substrates<sup>17,34,35</sup> or use different materials for the n- and p-channels (e.g., MoS<sub>2</sub> for n-channel, and WSe<sub>2</sub> for p-channel)<sup>36,37</sup>. The investigations into flexible CMOS inverters composed of TMD channel FETs remain very limited. Therefore, more studies are needed, especially toward using one semiconductor for both FET polarities, to realize the full potential of flexible TMD CMOS logic.

Overall, above mentioned works have separately provided approaches for WSe<sub>2</sub> polarity engineering via WO<sub>x</sub> or via AlO<sub>x</sub> deposition. However, there is no directly exchangeable process step established to alter polarity of WSe<sub>2</sub> FETs within a unified top-gate fabrication process, which is also applicable to flexible substrates. This has hindered the demonstration of flexible WSe<sub>2</sub> CMOS inverters.

In this work, we compare two evaporated seed layers (WO<sub>x</sub> and Al) in flexible top-gated FETs using few-layer WSe<sub>2</sub>. The ultrathin seed layers facilitate polarity control of flexible WSe<sub>2</sub> FETs which has potential for low-power enhancement-mode operation. The flexible p-channel WSe<sub>2</sub> FETs with WO<sub>x</sub> seed reach good drain current  $I_D$  on/off ratio up to  $10^6$  and low off-current down to  $\sim 6 \times 10^{-7}$   $\mu A/\mu m$ . We also demonstrate flexible WSe<sub>2</sub> CMOS inverters, which show good switching behavior with voltage gain up


to 65 and total noise margin up to  $\sim 88\%$ . This approach is demonstrated on both few-layer exfoliated and chemical vapor deposited (CVD) WSe<sub>2</sub> which signifies the broader application of the method. Overall, our study provides a promising strategy on polarity engineering of WSe<sub>2</sub> directly on flexible substrates. It also fills a critical gap in the literature by demonstrating a flexible WSe<sub>2</sub> CMOS inverter using a seed-assisted top-gate dielectric.

## Results and discussion

### Flexible p-channel WSe<sub>2</sub> FETs with WO<sub>x</sub> seed

For these devices, the WO<sub>x</sub> seed layer was chosen to enable p-channel WSe<sub>2</sub> FETs. WSe<sub>2</sub> was exfoliated from bulk material with thicknesses ranging from 1.8 nm to 6.2 nm (Suppl. Fig. 1). Flexible top-gated FETs were fabricated in a process adapted from our previous works (Suppl. Fig. 2a)<sup>32,38</sup>. Figure 1a displays the schematic device cross-section. The devices are top-gated with staggered architecture. The dielectric stack consists of an evaporated 1.5 nm WO<sub>x</sub> and 30 nm Al<sub>2</sub>O<sub>3</sub> deposited by ALD. Raman spectra of WSe<sub>2</sub> on flexible polyimide (PI) before and after depositing the seed layer are shown in Suppl. Fig. 2b, indicating no detectable damage to the channel material.

Figure 1b displays the transfer characteristics of an exemplary device with gate-source voltage  $V_{GS}$  ranging from 20 V to  $-20$  V at two different drain-source voltages  $V_{DS}$ . The device shows clear p-channel behavior with a maximum drain current  $|I_{D,max}| \sim 1.2$   $\mu A/\mu m$ , a negative threshold voltage  $V_T \sim -9.8$  V at  $V_{DS} = -1$  V, and a low gate leakage current  $|I_G|$ . The device also shows good switching behavior with an  $I_D$  on/off ratio of  $\sim 10^6$  (ratio of maximum drain current  $I_{D,max}$  and off-current  $I_{D,0V}$  at  $V_{GS} = 0$  V). We note that the  $V_T$  has been extracted at a constant  $|I_D| = 10$  nA/ $\mu m$ <sup>39,40</sup>. The



**Fig. 2 | Flexible n-channel WSe<sub>2</sub> FETs with Al seed.** **a** Schematic FET cross-section on polyimide (PI) substrate. **b** Transfer characteristics of an n-channel WSe<sub>2</sub> FET. The solid lines present the off-to-on  $V_{GS}$  sweeps and the dashed lines present the on-to-off  $V_{GS}$  sweeps. **c**, **d** Extraction of  $I_{D,max}$  at  $V_{GS} = 20\text{ V}$ ,  $I_D$  on/off ratio and  $\mu_{FE,ext}$ .

extracted  $|I_{D,max}|$  vs.  $I_D$  on/off ratio of eleven devices are shown in Figure 1c. Figure 1d displays the extracted extrinsic field-effect mobility  $\mu_{FE,ext}$  of eleven devices with a measured gate capacitance density of  $C_{ox} \sim 0.25\text{ }\mu\text{F}/\text{cm}^2$  (Suppl. Fig. 3a). Assuming a thickness = 31.5 nm for the gate dielectric, we found a dielectric constant  $\epsilon_r \sim 9$  and an equivalent oxide thickness (EOT) is  $\sim 13.7\text{ nm}$ . Due to a high dielectric constant of  $\text{WO}_x$  ( $>20$ )<sup>27,41,42</sup>,  $C_{ox}$  and  $\epsilon_r$  of whole stack are higher compared to the Al seed stack (Suppl. Fig. 3b). The breakdown voltage  $V_{GS}$  is  $\sim -25\text{ V}$  for the  $\text{WO}_x$  gate dielectric stack, indicating that the hybrid dielectric stack is of good quality (Suppl. Fig. 4a).

The p-doping of WSe<sub>2</sub> by  $\text{WO}_x$  is consistent with previous studies<sup>43–45</sup>, which can be explained with the Fermi level alignment:  $\text{WO}_x$  has a high work function of up to  $\sim 6.4\text{ eV}$ <sup>46</sup>, which is higher than the work function of few-layer WSe<sub>2</sub> ( $\sim 4.5\text{ eV}$ )<sup>47</sup>. This difference leads to electron transfer from WSe<sub>2</sub> to  $\text{WO}_x$  at the interface to align the Fermi levels, resulting band bending in WSe<sub>2</sub> promoting its p-doping (Suppl. Fig. 5a)<sup>48</sup>.

Next, we discuss the drain current  $|I_{D,0V}|$  at  $V_{GS} = 0\text{ V}$ , which we define as off-current. We note that often the minimum  $I_D$ , typically at positive  $V_{GS}$ , is used as off-current, but for low-power enhancement mode operation, it is important to reach a low current level at  $V_{GS} = 0\text{ V}$ <sup>49,50</sup>. Engineering the channel/dielectric interface has also been used in other works to adjust  $V_T$  enabling low off-current<sup>40,42,51</sup>, therefore we have compared our work to other thin interlayers between the ALD dielectric and the channel. Considering the goal of well-behaving enhancement-mode devices, we found the best results for  $I_D$  on/off ratio and off-current are  $\sim 10^9$  and  $\sim 3 \times 10^{-7}\text{ }\mu\text{A}/\mu\text{m}$ , respectively, achieved with oxidized WSe<sub>2</sub> interlayer in a back-gated p-channel WSe<sub>2</sub> FET and demonstrated on a rigid substrate<sup>42</sup>. This supports that  $\text{WO}_x$  is a promising interlayer material for this purpose, however, it is generally more difficult to obtain good device performance using top-gates

rather than back-gates. Figure 1e displays the benchmarking of off-current and  $I_D$  on/off ratio of micron-scale top-gated p-channel WSe<sub>2</sub> FETs with different interlayers, demonstrating the competitive performance of our devices<sup>38,52,53</sup>. Our FETs achieve  $I_D$  on/off ratio up to  $10^6$  and off-current down to  $\sim 6 \times 10^{-7}\text{ }\mu\text{A}/\mu\text{m}$  at  $V_{DS} = -1\text{ V}$  which are better than other top-gated WSe<sub>2</sub> FETs even with devices on rigid substrates, and is not far off from the best comparable back-gated WSe<sub>2</sub> FETs (more detailed data in Suppl. Table 1). The transfer characteristics of eleven devices and additional statistics of the  $I_D$  on/off ratio, off-current and  $V_T$  are shown in Suppl. Fig. 6.

### Flexible n-channel WSe<sub>2</sub> FETs with Al seed

For these devices, the Al seed layer was chosen to obtain n-channel WSe<sub>2</sub> FETs. The thicknesses of exfoliated WSe<sub>2</sub> and fabrication process for n-channel FETs are similar as for p-channel FETs. The WSe<sub>2</sub> channel was also preserved without noticeable changes in the Raman peak after Al seed deposition (Suppl. Fig. 2c). We note that the thin 1.5 nm Al oxidizes in air forming  $\text{AlO}_x$ . The  $\text{AlO}_x$  is well-known for n-doping of WSe<sub>2</sub> FETs, which has been reported in literature<sup>32,54–56</sup>. Figure 2a displays the cross-section of the top-gated WSe<sub>2</sub> FETs with dielectric stack consisting of 1.5 nm Al and 30 nm  $\text{Al}_2\text{O}_3$ . Figure 2b shows the transfer characteristics of an exemplary device exhibiting n-channel behavior, with  $V_{GS}$  ranging from  $-20\text{ V}$  to  $20\text{ V}$ . The device exhibits a good  $I_D$  on/off ratio of more than  $10^5$ ,  $V_T \sim 9\text{ V}$ , low off-current  $I_{D,0V} \sim 2 \times 10^{-6}\text{ }\mu\text{A}/\mu\text{m}$  at  $V_{DS} = 1\text{ V}$ , and low  $I_G$ . Figure 2c displays the maximum drain current  $I_{D,max}$  vs.  $I_D$  on/off ratio of four n-channel devices extracted at  $V_{GS} = 20\text{ V}$ . The transfer characteristics of the four devices are shown in Suppl. Fig. 7a. Our n-type FETs achieve  $I_{D,max}$  up to  $\sim 7.8\text{ }\mu\text{A}/\mu\text{m}$  (at  $V_{DS} = 1\text{ V}$ ) and  $\mu_{FE,ext}$  up to  $5.6\text{ cm}^2\text{V}^{-1}\text{s}^{-1}$  (extracted at  $V_{DS} = 0.1\text{ V}$ ) (device transfer characteristics in Suppl. Fig. 7b). More

extracted device data of n-channel FETs, fabricated within the inverter process presented below, can be found in Suppl. Fig. 7c, d. Additional statistics of off-current,  $I_D$  on/off ratio and  $V_T$  for ten devices are shown in Suppl. Fig. 7e–g. Figure 2d displays the extrinsic field-effect mobility  $\mu_{FE,ext}$  of four devices with a measured gate capacitance density of  $C_{ox} \sim 0.23 \mu\text{F}/\text{cm}^2$  (Suppl. Fig. 3b). Assuming a thickness of 31.5 nm for the gate dielectric, we found a dielectric constant  $\epsilon_r \sim 8$  and an EOT  $\sim 15.3$  nm. The breakdown voltage is  $\sim 25$  V for Al seed dielectric gate stack which is quite similar to the  $\text{WO}_x$  seed stack (Suppl. Fig. 4b). The  $\text{AlO}_x$  induced n-doping of TMDs has been frequently reported and can be attributed to positive fixed charges and/or interface charges<sup>24,56,57</sup>. A schematic band diagram of the  $\text{AlO}_x/\text{WSe}_2$  interface illustrating n-type doping is shown in Suppl. Fig. 5b.

Comparing our n- and p-channel FETs, both dielectric stacks show good operation under the  $V_{GS}$  ranging from  $-20$  V to  $20$  V, and become unstable or break at higher  $V_{GS}$  of  $\sim \pm 25$  V. The device statistics indicate noticeable variability (eg.,  $I_D$  on/off ratio) for both  $\text{WO}_x$  and Al-seed FETs. This behavior can be associated with variation in  $\text{WSe}_2$  thickness and surface quality, as well as possible local non-uniformity of the evaporated seed, which further influence the ALD process and contribute to the device variation. Nevertheless, the overall polarity trend remains consistent. The observed polarity is primarily supported by the electrical characteristics which are also consistent with previous literature. However, surface-potential or chemical-state measurements were not performed in the present study. Possible mechanisms, such as Fermi-level modulation, fixed charges and interface states at the channel and seed interface are therefore discussed as plausible mechanisms based on literature rather than direct verification, which should be verified in future interfacial material characterization studies. Besides that, the hysteresis of FETs with  $\text{WO}_x$  seed is relatively smaller compared to our devices with Al seed, indicating  $\text{WO}_x$  may form a better interface with  $\text{WSe}_2$ . The  $\text{WO}_x$  layer increases the physical distance between the  $\text{Al}_2\text{O}_3$  defect bands and the channel (Suppl. Fig. 8). It may also passivate interface traps, leading to less charge trapping which reduces the hysteresis<sup>42</sup>. The analysis of hysteresis with different  $V_{GS}$  ranges, different  $V_{DS}$  and different sweep rates can be found in the Suppl. Fig. 9. Generally, hysteresis exhibits strong dependence on  $V_{GS}$  ranges, and less dependence on  $V_{DS}$  or sweep rate within the measurement timescale. This indicates that the hysteresis mainly originates from gate-field induced charge trapping. Notably, the hysteresis of both n- and p-channel FETs markedly reduce under pulsed measurements, indicating that slow charge trapping in border traps mainly contributes to hysteresis (Suppl. Fig. 9f, l)<sup>58</sup>. Overall, the evaporated  $\text{WO}_x$  seed provides promising interfacial behavior, which is similar or better compared to our reference Al-seed FETs. Future studies could investigate this aspect in more detail and explore approaches such as annealing, additional encapsulation, or optimization of the ALD process to minimize the hysteresis. In addition, investigating the influence of ALD deposition temperature within the thermal budget of PI (typically  $<300^\circ\text{C}$ , depending on the type of PI)<sup>59</sup> could provide further insight into the device characteristics including hysteresis, threshold voltage, and polarity. However, here we focus on the polarity control of top-gated  $\text{WSe}_2$  FETs achieved with  $\text{WO}_x/\text{Al}$  seeds including a good suppression of the n-branch using  $\text{WO}_x$ .

We note that devices on such thin PI substrates are flexible and bendable. The thin substrate effectively minimizes the bending strain according to the equation  $\text{strain} = d/(2 \cdot r)$  where  $d$  is the thickness of substrate and  $r$  is the bending radius<sup>32</sup>. We have verified the mechanical stability of our devices at a bending radius of 4 mm corresponding to a strain  $<0.1\%$ , which allows reliable probing on our probe station. We observed no notable changes in electrical characteristics for both the p-channel and n-channel devices under flat, bent and re-flattened conditions (Suppl. Fig. 10). We further note that we investigated the properties of flexible n-channel TMD transistors under strain in prior work and found that the mobility is enhanced under tensile strain, while changes were reversible and devices remained stable up to strain values of  $0.7\%$ <sup>60</sup>. With this in mind, we can estimate that the devices presented in this study, using substrate thicknesses of only  $5 \mu\text{m}$ , could potentially allow for bending down to a radius of

$\sim 400 \mu\text{m}$  without notable damage. Due to the facility limitations, cyclic fatigue tests were not performed in this work. However, a previous study on flexible TMD FETs on  $5 \mu\text{m}$  thick PI (same substrate thickness used in our work) has shown stable electrical characteristics over thousands of bending cycles in the millimeter-scale bending radius, suggesting the mechanical robustness of related flexible TMD device platforms<sup>36</sup>.

### Flexible CMOS inverters based on $\text{WSe}_2$


With the abovementioned strategy to control the FET polarity, we fabricated CMOS inverters based on  $\text{WSe}_2$  on flexible PI substrates. This complementary circuit was achieved by integrating two  $\text{WSe}_2$  FETs with the same metal contacts on the same substrate but using the two different seed layers. Figure 3a displays the fabrication process of the flexible inverters, which follows a similar process flow as the flexible FETs described above (see Methods section). However, for the inverter, the first seed layer  $\text{WO}_x$  was deposited as a blanket, after that a window was patterned for lift-off to define the area of the Al seed. We note that  $\text{WO}_x$  can be conveniently dissolved in AZ 726 MIF developer, therefore the  $\text{WO}_x$  layer in the window was removed during the development, before depositing Al.

Figure 3b shows the cross-sectional schematic of the flexible inverter based on  $\text{WSe}_2$  channels with different seed layers. The input node is the common gate, and the output node is the shared contact of the two FETs. Figure 3c, d display the picture of the flexible PI chip and the optical image of the flexible  $\text{WSe}_2$  inverter after fabrication.

Figure 3e displays exemplary transfer characteristics of the n- and p-channel exfoliated  $\text{WSe}_2$  FETs used in the same inverter. Consistent with the above demonstration, the FET with  $\text{WO}_x$  exhibits p-channel characteristic and the FET with Al seed exhibits n-channel characteristic in the CMOS inverter integration. Both the n-channel and the p-channel devices have a channel length  $L = 3 \mu\text{m}$ , and a channel width  $W = 12 \mu\text{m}$ . Figure 3f shows the voltage transfer characteristic (VTC) of the flexible inverter, with output voltage  $V_{out}$  as a function of input voltage  $V_{in}$ , at supply voltage  $V_{DD}$  ranging from  $2$  V to  $10$  V. The VTC demonstrates good rail-to-rail behavior of an inverter with sharp voltage transition: the  $V_{out}$  remains at high level (close to  $V_{DD}$ ) for low  $V_{in}$ , and switches to a low  $V_{out}$  for high  $V_{in}$ . Similar to a standard inverter, our device operates under positive input voltage. The switching threshold voltage ( $V_M$ ) of the inverter representing the voltage when both n- and p-channel FETs are switched on with an equal  $|I_D|$ , has also a positive value. The VTC symmetry is not yet well balanced, thus the switching point does not occur at  $V_{DD}/2$  which is due to the difference between electrical properties of the n-channel FET and the p-channel FET (e.g.,  $|I_D|$ ,  $V_T$ ). As shown in the transfer characteristics of both FETs in Fig. 3e, the p-channel FET exhibits higher  $|I_D|$  compared to the n-channel FET which pulls the output more to the  $V_{DD}$  causing  $V_M$  shifting to the right (positive) direction. Balancing the electrical properties of n- and p-channel FETs remains challenging, particularly for exfoliated  $\text{WSe}_2$  where variations in flake thickness and interface quality may be present. However, this aspect can be optimized in future work e.g., for CVD material. As discussed below, we show that this method of achieving flexible  $\text{WSe}_2$  CMOS electronics is also applicable to CVD material. The symmetry could potentially be improved by several approaches, including optimization of FETs dimensions ( $W/L$  ratios)<sup>61</sup>, tuning the seed stoichiometry to adjust doping level<sup>46</sup>, and contact engineering to tune carrier injection (source/drain) or the use of different gate metal work functions<sup>16,62,63</sup>. The hysteresis of the inverter for double sweeps is still significant which requires further optimization in the future, possibly by annealing, more encapsulation, and a tuned ALD dielectric deposition process (Suppl. Fig. 11a)<sup>64–66</sup>.

To characterize the switching behavior of our inverter, we extracted the voltage gain, which is defined as the derivative of the  $V_{out}$  with respect to the  $V_{in}$  and is an important parameter of the CMOS inverter. A voltage gain larger than unity is essential for cascaded logic operation, as it enables regenerative amplification and improves immunity to noise and signal errors<sup>57</sup>. Figure 3g displays the gain of the device for the forward sweep which is up to  $65$  at  $V_{DD} = 10$  V. This good gain value is reflected in the steep voltage transition.






**Fig. 3 | Flexible CMOS inverter based on WSe<sub>2</sub>.** **a** Integration process of flexible WSe<sub>2</sub> inverter. **b** Architecture of flexible WSe<sub>2</sub> inverter. **c** Picture of flexible chip after the fabrication (circle marks the area with devices). **d** Optical image of flexible inverter. **e** Transfer characteristics of the two FETs in the inverter. The solid lines present the off-to-on V<sub>GS</sub> sweeps and the dashed lines present the on-to-off V<sub>GS</sub> sweeps. **f** Voltage transfer characteristics of the flexible inverter. **g** Gain extraction of flexible inverter. **h** Static power consumption of flexible inverter. Data in (e–h) are from the same inverter and displayed for different supply voltages V<sub>DD</sub>. The data in (f–h) of the inverter are for the forward sweep direction.

Figure 3h displays the static power consumption as function of V<sub>in</sub>, following the equation  $P = V_{DD} \times I_{DD}$ , where  $I_{DD}$  is the current through the inverter. The peak of power consumption of the inverter is ~25 nW at V<sub>DD</sub> = 10 V. However, the power peak reaches 95 pW when V<sub>DD</sub> = 2 V demonstrating the promise of our approach for WSe<sub>2</sub> CMOS technology toward low-power flexible electronics. The static current  $I_{DD}$  vs. V<sub>in</sub> of this device is shown in Suppl. Fig. 11b. At high V<sub>DD</sub>,  $I_{DD}$  shows a notable increase at low- and high-V<sub>in</sub> levels, which can be attributed to non-ideal off-current, residual ambipolar conduction, FETs mismatch and hysteresis in both n- and p-channel FETs. This can be improved by several approaches such as optimizing the symmetry of the transistors<sup>18</sup>, the overlap between the gate and contacts<sup>68</sup>, and reduction of EOT<sup>69</sup>. We note that this work mainly focuses on static inverter operation based on flexible WSe<sub>2</sub> FETs. As a first-

order estimate, the intrinsic switching speed can be approximated from the resistive-capacitive (RC) charging delay  $t_d \approx C_L V_{DD} / I_{on}$ , where  $C_L$  is load capacitance and  $I_{on}$  is on-state current of the FET<sup>67</sup>. Using our measured gate capacitance density (calculated above for each type of FET) and inverter geometry for  $C_L$ , we could estimate an intrinsic operating frequency ranging in the order of 100 kHz for our devices. The practical operating speed is still limited by channel mobility, parasitic overlap capacitance, and possibly contact resistance, which were not optimized in this study<sup>70,71</sup>.

Next, we discuss the noise margin, which is the amount of noise that the device could withstand without any unwanted switching. It was extracted at unity voltage gain to evaluate the robustness of the inverter. The noise margin high is defined as  $NM_H = V_{OH} - V_{IH}$ , where  $V_{OH}$  and  $V_{IH}$  are the highest output and input voltages, respectively. The noise margin low is



**Fig. 4 | Statistics of flexible WSe<sub>2</sub> inverters and benchmarking.** **a** Total noise margin and gain extraction of five inverters. **b** Benchmarking of flexible inverters based on TMDs (the inverter in the other work with WSe<sub>2</sub>/WSe<sub>2</sub> channels used an ion gel based-dielectric). Our data were extracted from forward sweeps.

defined as  $NM_L = V_{IL} - V_{OL}$  where  $V_{IL}$  and  $V_{OL}$  are the lowest input and output voltages, respectively. The total noise margin equals  $NM_H + NM_L$ . Our device achieves good total noise margin up to ~88%, demonstrating strong noise tolerance (Suppl. Fig. 11c). We note that this only considers the forward sweep and hysteresis needs to be minimized to fully leverage this potential. Figure 4a displays the total noise margin and gain extraction of five flexible inverters. Our devices show good total noise margin with an average value ~75% and an average gain ~33 extracted from forward sweeps. The inverter-to-inverter variation is consistent with the device-to-device variation observed in the separately characterized n- and p-channel FETs. Because each inverter consists of one n-channel and one p-channel WSe<sub>2</sub> FET, variations in threshold voltage and current level of each FETs directly affect the performance of the inverter. Details of device data can be found in Suppl. Fig. 12. The VTC of an inverter under repeated voltage switching is shown in Suppl. Fig. 13a indicating the stability of our device. We note that despite hysteresis, the total noise margin and gain are quite similar for both forward and reverse sweeps (Suppl. Fig. 13b).

Given the high potential of TMDs in CMOS technology, numerous studies have demonstrated their application in CMOS inverters. To the best of our knowledge, a CMOS inverter solely based on WSe<sub>2</sub> on a rigid substrate has been reported with a highest voltage gain ~340 and a total noise margin ~90%, which uses different source/drain contact integration methods for the n- and p-channel FETs (evaporated Au contacts and transferred Au contacts)<sup>72</sup>. Others also reported good CMOS inverters based on hybrid channels from MoS<sub>2</sub>/WSe<sub>2</sub> inks on rigid substrates with a voltage gain ~460 and a total noise margin ~90%<sup>37</sup>. So far, the reports on flexible CMOS inverters based on TMDs still remain very limited. Pu et al. presented the first flexible CMOS inverter based on WSe<sub>2</sub> for both n- and p-channels but used an ion gel as a gate dielectric, reporting a gain ~30 and a total noise margin ~62%<sup>73</sup>. Piacentini et al. demonstrated a flexible CMOS inverter in a back-gate configuration, based on hybrid channel materials (MoS<sub>2</sub> and WSe<sub>2</sub>) with a gain ~30–100 (depending on the  $V_{in}$  sweep step size) and a total noise margin ~87%<sup>36</sup>. Zou et al. reported flexible inverters based on MoS<sub>2</sub>/WSe<sub>2</sub> inks with gain up to ~61 at  $V_{DD} = 9$  V<sup>37</sup>. The benchmarking of flexible CMOS inverters based on TMDs, including gain and noise margin, is presented in Fig. 4b. This reveals the scarcity of reports on CMOS inverters with flexible TMD transistors (details in Suppl. Table S2). Our devices show voltage gain up to 65 and total noise margin up to ~88%, which is competitive to other works. The balance between  $NM_H$  and  $NM_L$  of our inverters is also comparable to others (Suppl. Fig. 13c).

With the same approach, we also demonstrated polarity control of FETs with few-layer CVD WSe<sub>2</sub> and realized flexible inverters (Suppl. Fig. 14). We obtained good switching behavior and achieved a gain of ~15 at  $V_{DD} = 5$  V. We note that the inverter with the CVD WSe<sub>2</sub> was not stable under higher  $V_{DD}$  (e.g., 10 V) which can be due to the WSe<sub>2</sub> material properties and dielectric quality. Further improvement can be achieved by

optimization of CVD conditions, seed deposition, or post-growth process steps. Overall, these results demonstrate a promising step toward flexible WSe<sub>2</sub> CMOS electronics using seed layers for top-gates with solid-state dielectrics.

In summary, flexible p-channel WSe<sub>2</sub> FETs enabled by evaporated WO<sub>x</sub> seed layers for ALD top-gates have been presented. This seed layer revealed promising doping effectiveness, leading to unipolar p-channel behavior with good  $I_D$  on/off ratio up to  $10^6$  and low off-current down to  $6 \times 10^{-7}$   $\mu A/\mu m$ . Other device properties like the  $|I_{D,max}|$ ,  $I_D$  on/off ratio, hysteresis, gate leakage, and gate capacitance were similar or better than for our reference n-channel FETs with Al seeds, the common approach for top-gated TMD FETs. By utilizing the two different seeds, our work demonstrated the tuning of polarity of flexible WSe<sub>2</sub> FETs compatible with top-gated dielectrics. Furthermore, we also combined both Al and WO<sub>x</sub> seeds in one fabrication process and created flexible WSe<sub>2</sub> CMOS inverters. Our inverters show good switching characteristics with voltage gain up to 65 and total noise margin up to ~88%. Compared to previous ion gel dielectrics or hybrid channel integration, this represents a promising route for flexible WSe<sub>2</sub> CMOS electronics based on solid-state gate dielectrics. Although our initial result revealed that this fabrication process needs further improvement in the future (e.g., EOT scaling and minimization of hysteresis), we demonstrated effective polarity control and CMOS functionality using the evaporated seed layers. Overall, this work presents a promising step toward flexible CMOS electronics solely with WSe<sub>2</sub> as a channel material.

## Methods

### Material

Few-layer WSe<sub>2</sub> (1.8 nm to 6.2 nm) were prepared by mechanical exfoliation from a bulk crystal on Si/SiO<sub>2</sub> substrates (bulk flux-grown WSe<sub>2</sub> was purchased from 2D materials). First, the substrates were cleaned in ozone plasma for 15 minutes (power density of 50 mW/cm<sup>2</sup> and flow rate of 500 sccm O<sub>2</sub>) to remove residues and create a hydrophilic surface for better adhesion with WSe<sub>2</sub>. Bulk WSe<sub>2</sub> was first cleaved using scotch tape (3M Magic) and repeatedly folded and peeled to thin the material. The thin layers were then transferred on the Si/SiO<sub>2</sub> substrate by pressing the tape onto the substrate surface and slowly removing it. After transfer, the few-layer WSe<sub>2</sub> was inspected using an optical microscope. The actual thickness of WSe<sub>2</sub> was measured using atomic force microscopy (AFM). Most devices in this manuscript have been fabricated with exfoliated WSe<sub>2</sub>, but we have also verified that similar results can be achieved with few-layer CVD WSe<sub>2</sub> (see Suppl. Fig. 1 and Suppl. Fig. 14).

For the CVD material, WSe<sub>2</sub> was synthesized using Se powder as the chalcogen source and a mixture of NaCl and WO<sub>2.9</sub> as both the growth promoter and tungsten precursor, respectively. The precursor mixture was positioned at the center of the furnace, while the Se powder was placed upstream to facilitate vapor transport. A SiO<sub>2</sub>/Si substrate was placed face-

down directly above the tungsten precursor. The growth was conducted at 825 °C for 15 min under a controlled flow of Ar/H<sub>2</sub> (50/10 sccm), followed by natural cooling to room temperature<sup>74,75</sup>.

### Flexible top-gated FET fabrication

Flexible top-gated FETs were fabricated in a similar process as demonstrated in our previous works (Figure S2a)<sup>32,38</sup>. Initially, 50 nm Au source/drain contacts were electron-beam evaporated and patterned by lifted-off. The channel was patterned using a photoresist (PR) mask and etched using O<sub>2</sub>/CF<sub>4</sub> plasma at gas flows of 10 sccm/30 sccm, 50 W power and ~7 mTorr pressure (PlasmaTherm RIE). The PR was removed in solvent stripper (Technistrip NI555, acetone and iso-propanol). Next, a 5 µm thick polyimide (U-Vanish S, UBE Europe GmbH) layer was spin-coated on top, baked at 120 °C for 2 min and cured in N<sub>2</sub> at 250 °C for 30 min. The PI/Au/WSe<sub>2</sub> stack was transferred in deionized water. Subsequently, a 1.5 nm thick seed layer (WO<sub>x</sub> or Al) was electron-beam evaporated at a rate of 0.1–0.2 Å/s, followed by the deposition of 30 nm Al<sub>2</sub>O<sub>3</sub> using thermal ALD at 200 °C (trimethylaluminum (TMA) precursor). Finally, a 50 nm Au top-gate was deposited by electron-beam evaporation and lifted-off, and the contacts were opened by wet etching of Al<sub>2</sub>O<sub>3</sub> in standard Al etchant at 40 °C (TechniEtch Al80). During fabrication steps (e.g., lithography), the PI film was temporarily attached to a rigid Si substrate using PR to provide sufficient mechanical stability for processing<sup>76</sup>. For lift-off processes, the PI chip was immersed in lift-off solvent for several hours until the unwanted metal was completely detached.

### Characterizations

Electrical measurements of FETs and inverters were performed in ambient conditions using Keysight B1500A Semiconductor Device Parameter Analyzer. The thicknesses of WSe<sub>2</sub> were measured using AC mode imaging (JPK NanoWizard4 AFM system). Raman measurements were performed using an excitation laser of 532 nm, laser power 1 mW (WITec Alpha300R Raman microscope). Extrinsic field-effect mobility  $\mu_{FE,ext}$  was extracted at  $V_{DS} = \pm 0.1$  V following the equation of maximum transconductance  $g_m = \mu_{FE,ext} C_{ox} V_{DS} W/L$ .

### Data availability

Relevant data supporting the key findings of this study are available within the article and the Supplementary Information file. All raw data generated during the study are available from the corresponding author upon reasonable request.

Received: 18 April 2026; Accepted: 13 July 2026;

Published online: 20 July 2026

### References

- Piacentini, A. et al. Potential of transition metal dichalcogenide transistors for flexible electronics applications. *Adv. Electron. Mater.* **9**, 2300181 (2023).
- Hoang, A. T. et al. Two-dimensional layered materials and heterostructures for flexible electronics. *Matter*. **5**, 4116–4132 (2022).
- Wang, Z. et al. The ambipolar transport behavior of WSe<sub>2</sub> transistors and its analogue circuits. *NPG Asia Mater.* **10**, 703–712 (2018).
- Pradhan, N. R. et al. Hall and field-effect mobilities in few layered p-WSe<sub>2</sub> field-effect transistors. *Sci. Rep.* **5**, 8979 (2015).
- Liu, W. et al. Role of metal contacts in designing high-performance monolayer n-type WSe<sub>2</sub> field effect transistors. *Nano Lett.* **13**, 1983–1990 (2013).
- Akinwande, D. et al. Two-dimensional flexible nanoelectronics. *Nat. Commun.* **5**, 5678 (2014).
- Lu, B. et al. Amorphous oxide semiconductors: from fundamental properties to practical applications. *Curr. Opin. Solid State Mater. Sci.* **27**, 101092 (2023).
- Chang, T.-C. et al. Flexible low-temperature polycrystalline silicon thin-film transistors. *Mater. Today Adv.* **5**, 100040 (2020).
- Myny, K. The development of flexible integrated circuits based on thin-film transistors. *Nat. Electron.* **1**, 30–39 (2018).
- Wei, T. et al. Two dimensional semiconducting materials for ultimately scaled transistors. *iScience* **25**, 105160 (2022).
- Jiang, J. et al. Advancing 2D CMOS electronics with high-performance p-type transistors. *Nat. Commun.* **16**, 10233 (2025).
- Wang, Q. H. et al. Electronics and optoelectronics of two-dimensional transition metal dichalcogenides. *Nat. Nanotechnol.* **7**, 699–712 (2012).
- Kumar, R. et al. Substitutional doping of 2D transition metal dichalcogenides for device applications: Current status, challenges and prospects. *Mater. Sci. Eng. R. Rep.* **163**, 100946 (2025).
- Hu, Z. et al. Two-dimensional transition metal dichalcogenides: interface and defect engineering. *Chem. Soc. Rev.* **47**, 3100–3128 (2018).
- Resta, G. V. et al. Polarity control in WSe<sub>2</sub> double-gate transistors. *Sci. Rep.* **6**, 29448 (2016).
- Le Thi, H. Y. et al. Controlled charge polarity in WSe<sub>2</sub> field-effect transistor grown by self-flux method. *Phys. Status Solidi (b)* **262**, 2400436 (2024).
- Wang, A. et al. Controlling the polarity of WSe<sub>2</sub> FETs by interface engineering for high-gain CMOS. *ACS Appl. Nano Mater.* **7**, 5507–5512 (2024).
- Ji, H. G. et al. Chemically tuned p- and n-type WSe<sub>2</sub> monolayers with high carrier mobility for advanced electronics. *Adv. Mater.* **31**, 1903613 (2019).
- Yang, L. et al. Chloride molecular doping technique on 2D materials: WS<sub>2</sub> and MoS<sub>2</sub>. *Nano Lett.* **14**, 6275–6280 (2014).
- Alharbi, A. et al. Analyzing the effect of high-k dielectric-mediated doping on contact resistance in top-gated monolayer MoS<sub>2</sub> transistors. *IEEE Trans. Electron Devices* **65**, 4084–4092 (2018).
- Liao, L. et al. Interface engineering for high-performance top-gated MoS<sub>2</sub> field effect transistors. In *2014. 12th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT)* 1–3 (IEEE, 2014).
- Liu, X. et al. P-type polar transition of chemically doped multilayer MoS<sub>2</sub> transistor. *Adv. Mater.* **28**, 2345–2351 (2016).
- Mahlouji, R. et al. Influence of high-k dielectrics integration on ALD-based MoS<sub>2</sub> field-effect transistor performance. *ACS Appl. Nano Mater.* **7**, 18786–18800 (2024).
- McClellan, C. J. et al. High current density in monolayer MoS<sub>2</sub> doped by AlO<sub>x</sub>. *ACS Nano* **15**, 1587–1596 (2021).
- Nathan, A. et al. Flexible electronics: the next ubiquitous platform. *Proc. IEEE* **100**, 1486–1517 (2012).
- Yamamoto, M. et al. Self-limiting oxides on WSe<sub>2</sub> as controlled surface acceptors and low-resistance hole contacts. *Nano Lett.* **16**, 2720–2727 (2016).
- Li, M.-Z. et al. Top-gated p-MOSFET with CVD-grown WSe<sub>2</sub> channels via self-aligned WO<sub>x</sub> conversion for spacer doping. *Nano Lett.* **25**, 7037–7043 (2025).
- Hoang, A. T. et al. High-current p-type transistors from precursor-engineered synthetic monolayer WSe<sub>2</sub>. *arXiv preprint arXiv:2509.07299* (2025).
- Urmossy, D. et al. Tungsten oxide adhesion layer for low resistance hole contacts to WSe<sub>2</sub>. *Nano Lett.* **26**, 2947–2954 (2026).
- Lau, C. S. et al. Carrier control in 2D transition metal dichalcogenides with Al<sub>2</sub>O<sub>3</sub> dielectric. *Sci. Rep.* **9**, 8769 (2019).
- Oliva, N. et al. Hysteresis dynamics in double-gated n-type WSe<sub>2</sub> FETs with high-k top gate dielectric. *IEEE J. Electron Devices Soc.* **7**, 1163–1169 (2019).
- Daus, A. et al. High-performance flexible nanoscale transistors based on transition metal dichalcogenides. *Nat. Electron.* **4**, 495–501 (2021).
- Wirtz, C. et al. Atomic layer deposition on 2D transition metal chalcogenides: layer dependent reactivity and seeding with organic ad-layers. *Chem. Commun.* **51**, 16553–16556 (2015).
- Kawanago, T. et al. Experimental demonstration of high-gain CMOS inverter operation at low  $V_{dd}$  down to 0.5 V consisting of WSe<sub>2</sub> n/p FETs. *Jpn. J. Appl. Phys.* **61**, SC1004 (2022).



35. Lee, C. et al. Electrically binary and ternary convertible CMOS inverter and logic gate using complementary field-effect transistors based on vertically stacked MoS<sub>2</sub>/WSe<sub>2</sub> n-/p-field-effect transistors. *Adv. Funct. Mater.* **36**, e10164 (2025).
36. Piacentini, A. et al. Flexible complementary metal-oxide-semiconductor inverter based on 2D p-type WSe<sub>2</sub> and n-type MoS<sub>2</sub>. *Phys. Status Solidi (a)* **221**, 2300913 (2024).
37. Zou, T. et al. Flexible monolithic 3D complementary circuits based on 2D semiconductor inks. *Nat. Commun.* **16**, 11347 (2025).
38. Phung, Q. T. et al. Flexible p-type WSe<sub>2</sub> transistors with alumina top-gate dielectric. *ACS Appl. Mater. Interfaces* **16**, 60541–60547 (2024).
39. Das, M. et al. Complementary doping strategy for achieving low contact-resistance in p-type two-dimensional field-effect transistors. *Nano Lett.* **26**, 1171–1180 (2025).
40. Ko, J.-S. et al. Sub-nanometer equivalent oxide thickness and threshold voltage control enabled by silicon seed layer on monolayer MoS<sub>2</sub> transistors. *Nano Lett.* **25**, 2587–2593 (2025).
41. Lorenz, M. et al. Tungsten oxide as a gate dielectric for highly transparent and temperature-stable zinc-oxide-based thin-film transistors. *Adv. Mater.* **23**, 5383–5386 (2011).
42. Lan, H.-Y. et al. Improved hysteresis of high-performance p-type WSe<sub>2</sub> transistors with native oxide WO<sub>x</sub> interfacial layer. *Nano Lett.* **25**, 5616–5623 (2025).
43. Wu, H. et al. Controllable p-type doping strategy for high-performance 2D material complementary inverters. *ACS Appl. Mater. Interfaces* **17**, 17018–17025 (2025).
44. Wu, H. et al. Controllable p-type doping for 2D-WSe<sub>2</sub> and application in charge trap flash. *Appl. Phys. Lett.* **127**, 043101 (2025).
45. Sivan, M. et al. All WSe<sub>2</sub> 1T1R resistive RAM cell for future monolithic 3D embedded memory integration. *Nat. Commun.* **10**, 5201 (2019).
46. Mews, M. et al. Oxygen vacancies in tungsten oxide and their influence on tungsten oxide/silicon heterojunction solar cells. *Sol. Energy Mater. Sol. Cells* **158**, 77–83 (2016).
47. Kim, H. et al. Thickness dependence of work function, ionization energy, and electron affinity of Mo and W dichalcogenides from DFT and GW calculations. *Phys. Rev. B* **103**, 085404 (2021).
48. Cai, L. et al. Rapid flame synthesis of atomically thin MoO<sub>3</sub> down to monolayer thickness for effective hole doping of WSe<sub>2</sub>. *Nano Lett.* **17**, 3854–3861 (2017).
49. Ghosh, S. et al. High-performance p-type bilayer WSe<sub>2</sub> field effect transistors by nitric oxide doping. *Nat. Commun.* **16**, 5649 (2025).
50. Sen, D. et al. van der Waals dielectrics for threshold engineering in two-dimensional field effect transistors. *Nat. Commun.* **17**, 2840 (2026).
51. Yan, H. et al. A clean van der Waals interface between the high-k dielectric zirconium oxide and two-dimensional molybdenum disulfide. *Nat. Electron.* **8**, 906–912 (2025).
52. Ngo, T. D. et al. The critical role of 2D TMD interfacial layers for pFET performance. in *2024 IEEE International Electron Devices Meeting (IEDM)* 1–4 (IEEE, 2024).
53. Pudasaini, P. R. et al. High performance top-gated multilayer WSe<sub>2</sub> field effect transistors. *Nanotechnol.* **28**, 475202 (2017).
54. Ko, S. et al. Few-layer WSe<sub>2</sub> Schottky junction-based photovoltaic devices through site-selective dual doping. *ACS Appl. Mater. Interfaces* **9**, 42912–42918 (2017).
55. Cho, H. et al. Ultrathin Al-assisted Al<sub>2</sub>O<sub>3</sub> passivation layer for high-stability tungsten diselenide transistors and their ambipolar inverter. *Adv. Electron. Mater.* **8**, 2101012 (2022).
56. Das, T. et al. Large-scale complementary logic circuit enabled by Al<sub>2</sub>O<sub>3</sub> passivation-induced carrier polarity modulation in tungsten diselenide. *ACS Appl. Mater. Interfaces* **15**, 45116–45127 (2023).
57. Yang, E. et al. Realization of extremely high-gain and low-power in NMOS inverter based on monolayer WS<sub>2</sub> transistor operating in subthreshold regime. *ACS Nano* **18**, 22965–22977 (2024).
58. Illarionov, Y. Y. et al. Insulators for 2D nanoelectronics: the gap to bridge. *Nat. Commun.* **11**, 3385 (2020).
59. Lin, J. et al. Applications of flexible polyimide: barrier material, sensor material, and functional material. *Soft Sci* **3**, 2 (2023).
60. Datye, I. M. et al. Strain-enhanced mobility of monolayer MoS<sub>2</sub>. *Nano Lett.* **22**, 8052–8059 (2022).
61. van Fraassen, N. C. A. et al. Optimisation of geometric aspect ratio of thin film transistors for low-cost flexible CMOS inverters and its practical implementation. *Sci. Rep.* **12**, 16111 (2022).
62. Kim, S. et al. Contact engineering with Selenium interlayers for high-performance p-type two-dimensional WSe<sub>2</sub> transistors. *Adv. Funct. Mater.* **36**, e27684 (2026).
63. Wang, H. et al. Integrated circuits based on bilayer MoS<sub>2</sub> transistors. *Nano Lett.* **12**, 4674–4680 (2012).
64. Liu, S. et al. Hysteresis-free hexagonal boron nitride encapsulated 2D semiconductor transistors, NMOS and CMOS inverters. *Adv. Electron. Mater.* **5**, 1800419 (2019).
65. Roh, J. et al. Negligible hysteresis of molybdenum disulfide field-effect transistors through thermal annealing. *J. Inf. Disp.* **17**, 103–108 (2016).
66. Jiang, J. et al. Tuning the hysteresis voltage in 2D multilayer MoS<sub>2</sub> FETs. *Phys. B: Condens. Matter* **498**, 76–81 (2016).
67. Weste, N. H. E. & Harris, D. *CMOS VLSI Design: A Circuits and Systems Perspective*. (Pearson Education India, 2015).
68. Jeon, P. J. et al. Low power consumption complementary inverters with n-MoS<sub>2</sub> and p-WSe<sub>2</sub> dichalcogenide nanosheets on glass for logic and light-emitting diode circuits. *ACS Appl. Mater. Interfaces* **7**, 22333–22340 (2015).
69. Shin, D.-H. et al. Low-power complementary inverter based on graphene/carbon-nanotube and graphene/MoS<sub>2</sub> barristors. *Nanomaterials* **12**, 3820 (2022).
70. Münzenrieder, N. et al. Contact resistance and overlapping capacitance in flexible sub-micron long oxide thin-film transistors for above 100 MHz operation. *Appl. Phys. Lett.* **105**, 263504 (2014).
71. Li, W. et al. Uniform and ultrathin high-κ gate dielectrics for two-dimensional electronic devices. *Nat. Electron.* **2**, 563–571 (2019).
72. Kong, L. et al. Doping-free complementary WSe<sub>2</sub> circuit via van der Waals metal integration. *Nat. Commun.* **11**, 1866 (2020).
73. Pu, J. et al. Highly flexible and high-performance complementary inverters of large-area transition metal dichalcogenide monolayers. *Adv. Mater.* **28**, 4111–4119 (2016).
74. Nguyen, K. M. et al. High-yield synthesis of bilayer WSe<sub>2</sub> with enhanced carrier mobility via salt-assisted chemical vapor deposition. *J. Korean Phys. Soc.* **88**, 586–592 (2026).
75. Nguyen, K. M. et al. Role of quenching in the growth of WSe<sub>2</sub> monolayer nanostructures with salt-assisted chemical vapor deposition. *ACS Appl. Nano Mater.* **8**, 6035–6041 (2025).
76. Nassiri Nazif, K. et al. High-specific-power flexible transition metal dichalcogenide solar cells. *Nat. Commun.* **12**, 7034 (2021).

## Acknowledgements

Q.T.P. thanks Viviane Zurdo Costa and Dr. Koosha Nassiri Nazif for sharing details on their exfoliation methods. A.D. and Q.T.P. acknowledge the support by the German Research Foundation (DFG) through the Emmy Noether Programme (506140715). K.M.N. and J.Y.P. acknowledge the supports by G-LAMP Program (No.RS-2023-00285390) of the National Research Foundation of Korea (NRF) grant funded by the Ministry of Education and by NRF grant funded by the Korea government (MSIT) (No.2022R1A2C1004922).

## Author contributions

Q.T.P. performed the device fabrication, characterization, and analysis under the supervision of A.D. K.M.N. performed the CVD of WSe<sub>2</sub> and contributed to CVD material characterization. J.Y.P. supervised the CVD of WSe<sub>2</sub>. A.D. supervised the overall study. A.D. and Q.T.P. wrote the manuscript. All authors read and approved the manuscript.



## Funding

Open Access funding enabled and organized by Projekt DEAL.

## Competing interests

The authors declare no competing interests.

## Additional information

**Supplementary information** The online version contains supplementary material available at

<https://doi.org/10.1038/s41528-026-00621-w>.

**Correspondence** and requests for materials should be addressed to Alwin Daus.

**Reprints and permissions information** is available at <http://www.nature.com/reprints>

**Publisher's note** Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

**Open Access** This article is licensed under a Creative Commons Attribution 4.0 International License, which permits use, sharing, adaptation, distribution and reproduction in any medium or format, as long as you give appropriate credit to the original author(s) and the source, provide a link to the Creative Commons licence, and indicate if changes were made. The images or other third party material in this article are included in the article's Creative Commons licence, unless indicated otherwise in a credit line to the material. If material is not included in the article's Creative Commons licence and your intended use is not permitted by statutory regulation or exceeds the permitted use, you will need to obtain permission directly from the copyright holder. To view a copy of this licence, visit <http://creativecommons.org/licenses/by/4.0/>.

© The Author(s) 2026