

Low Drop-out Voltage Regulators with SKY130PDK

- Nithin P

Gmail: nithinpurushothama@gmail.com

Linkedin: <https://www.linkedin.com/in/nithin-purushothama-70664727b/>

Acknowledgement:


- I'm grateful to the constant mentoring and support of [Manjunath Kareppagoudar](#) and [Soumya Kanta Rana](#).
- I'm thankful to [Ahmed Tawfiq](#) for the help on Ngspice and Xschem software, it simplified much of my work .
- This project wouldn't have been possible without all the help I got.

Linear Regulators


- Regulation is achieved by dropping voltage
- Switches are in saturation region.
- Higher losses and low efficiency when dropout is high.
- We select linear regulators when there is a need of small voltage drop.
- Efficiency is inversely proportional to Voltage drop.
- LDO have less noise , so they are preferred for RF sensors and others.

Important Concepts:

- Line transient and Load transient.
- Concept of negative feedback and why is it necessary ???
- Second order system.
- Why pole splitting is required???
- Why do we need a phase margin of 60degree or greater???
- How to stabilize a system ???
- How to analyze the stability ??
- How to get poles and decide which is significant and which is not (dominant and non dominant poles) ???
- Types of Compensation employed.



Line transient



Load transient

Specifications:


Specifications ($V_{out} = 1.35V$, Load capacitor=0.1nF, and Full load=40mA):

Specs	Description	Value
$V_{IN(max)}$	Maximum input voltage range	3V
$V_{IN(min)}$	Minimum input voltage range	1.5V
V_{DO}	Dropout voltage for 40mA load current (error loop gain = 20dB)	150mV
I_Q	Quiescent current (no load current) ($V_{in} = 3V$)	$\leq 50 \mu A$
$t_{Set(Load)}$	Average of settling time to $\pm 1\%$ of final value of 20mA to 40mA and 40mA to 20mA load changes (100ns rise and fall time)	$\leq 1 \mu s$
$t_{Set(Line)}$	Average of settling time to $\pm 1\%$ of final value for ΔV_{IN} from 2V to 3V and 3V to 2V for 10mA load (100ns rise and fall time)	$\leq 2 \mu s$
$PSRR$	Magnitude of power supply rejection (v_{out}/v_{in}) at 100Hz (10mA)	$\geq 60dB$
I_{SC}	Short circuit current with a 10Ω load resistor ($V_{in} = 3V$)	$\leq 50mA$
PM	Phase margin of main feedback loop (10mA)	$\geq 60^\circ$
η	Efficiency for full load and $V_{IN} = 1.5V$	$\geq 90\%$
$WC^+ V_{out}$	Max V_O with 10mA load ($V_{in} = 1.5-3V$, $-40^\circ C \leq T \leq 125^\circ C$, Process)	$\leq 1.36V$
$WC^- V_{out}$	Min V_O with 10mA load ($V_{in} = 1.5-3V$, $-40^\circ C \leq T \leq 125^\circ C$, Process)	$\geq 1.34V$

Credits: Soumya Kanta rana, Analog Engineer (Texas Instruments)

Error Amplifier

- Here I've used a simple differential amplifier because If we use a single stage Error Amplifier, We will handle less poles as a whole and the design will be easy for us.
- The design of the Error amplifier must be robust and good so that the regulated output voltage doesn't deviate more than 5% of the specified V_{reg} .
- Should provide a good gain and have a good PSRR.



Design

- This is a linear regulator so all the Mosfets operate in saturation region.

Design of Error Amplifier:

- The Aspect ratio of Differential Pair:
- gm1 is the one that contributes to the gain and bandwidth of the error amplifier so
- $gm_{1,2} = 2\pi(GBW \cdot CL)$

$$\frac{W}{L} \cdot 1, 2 = \frac{g_{m1}^2}{\mu_n C_{ox} \cdot 2I_1}$$

- The Aspect ratio of the Current Mirror:
- Before finding the W/L3,4 we need to find the Vt max of current mirrors and Vtnmax , Vtnmin of Differential pairs
- For Simplicity I've used the mosfet nfet_01v8_lvt and pfet_01v8_lvt whose Vt doesn't change much unlike nfet_01v8 and pfet_01v8.
- $V_{sg3} = V_{dd} - I_{cmr}(+) + V_{tn1min}$

$$W/L \cdot 3.4 = 2I_3 / \mu_p C_{ox} (V_{sg3} - V_{tpmax})^2$$

- The aspect ratio of the biasing mosfets:

$$V_{dsat5} = I_{crm} - \sqrt{\frac{I_5}{\beta}} - V_{tnmin}$$

$$\frac{W}{L}_{5,6} = \frac{2I_5}{\mu_n C_{ox} \cdot V_{dsat5}^2}$$

- Aspect ratio of the Pass Transistor:
- Pass transistors are typically PowerFETs which are large in width.
- From the specifications we know that Vdrop=150mV, so Vsd of Mpass is 150mV, so I targeted an overdrive voltage of 100mV.
- $(W/L)_{pass} = 2I_L / \mu_p C_{ox} V_{ov}^2$
- From this for IL of 40mA I got a W/L ratio of 145454.5
- $(W/L)_{pass} = 145455$
- Here I used pfet_01v8 because of all the parasitic capacitance the gate cap will be quite large and can have an effect on the stability and add over miller cap, So I designed the error amp for a CL=50pF, the Mosfet pfet_01v8 offers the least Cgg (approx 20pF).

Design Concessions I made


- I chose a bias current of 50uA because the specification needed a settling time of 1us which will be very much affected if we decrease Slew rate but the quiescent current (IQ) should be less than 50uA.
- Only way to not hamper the settling time was to choose a good Slew-Rate, the only solution to do that was burn more current as I cannot change the load cap.
- This has an affect of increasing the quiescent current (IQ) to more than 50uA, the final result showed a IQ of around 100uA, this cannot be avoided because of the PDK.

Intuitive Analysis of poles and Zeros


Credits: Anit Bar

25/04/23

Finding Poles and Zero of LDO Intuitively



→ To find whether the feedback is +ve or -ve, we put a huge impedance node at the feedback and apply small signal V_{test} and cover the loop and check what's coming back at the other part of node




Find loop gain = $\frac{V_{out}}{V_{test}}$ is negative

loop gain = $\frac{V_{out}}{V_{test}} < 0$ [negative] so -ve feedback

loop gain = $\frac{V_{out}}{V_{test}} < 0$ [negative] so -ve feedback

Now let's do it intuitively.



If we increase voltage at V_t

- For M_2 if we increase gate voltage, small signal source voltage will increase, so the source of M_1 voltage also increases
- If we increase source of M_1 , drain of M_1 also increases. b/c it becomes common gate config.
- So voltage at Node 5 also increases
- then gate voltage of PMOS M_{pass} increases the drain voltage decreases b/c its common source config of PMOS
- then node 5 voltage decreases the combo of R_2 & R_1 becomes voltage divider, then voltage at node 6

U.G.B → Unity Gain Bandwidth.

voltage decreases then voltage at node 2 also decreases

→ So when we increase voltage at node 1 after travelling the nodes the voltage at node 2 is decreasing, so this is a negative feedback.


[LG] Loop Gain: [open loop gain x feedback factor] [AF]

→ If we know L.G we can directly find closed loop behavior.

Closed loop Transfer function = $\frac{\text{open loop T.F}}{1 + \text{loop Gain}} = \frac{A}{1 + A\beta}$

→ WKT poles and zero location is not changed for loop gain and open loop gain

LG ↑ $\beta = 1$ For $\beta = 1/2$ P_1, P_2 location remains same but the DC Gain & U.G.B decreases




→ Even if we decrease β poles and zero locations are unchanged but DC Gain / U.G.B is decreased

$A_2 = \frac{A_1}{2}$ & $UGB_2 = \frac{UGB_1}{2}$ [for $\beta = 1/2$]


→ WKT every loop node containing a pole

$M_3, M_4 \rightarrow$ identical
 $M_1, M_2 \rightarrow$ identical



→ There are 5 nodes so there can be max 5 poles

→ For Small signal



→ For small signal I_{ref} = open ckt and R looking at M_{10} & M_0 are ∞ and also C_{gg} of M_{10} & M_0 is present (gate to ground capacitance) which is large.

(In pF range for 180nm)

a) so the pole at A is

$$\omega_A = \frac{1}{(\omega) C_A} \approx 0$$

b) pole location at node B

$$\omega_B = \frac{g_{m2}}{C_B}$$

$\omega_B \rightarrow$ large (non dominant)
 frequency pole
 - C_y

$$R_{eq} = \frac{1}{g_{m2} \parallel r_{ds2} \parallel r_{ds1} \parallel r_{ds0}}$$

$$R_{eq} \approx \frac{1}{g_{m2}}$$


c) pole at C

$$\omega_C = \frac{g_{m4}}{C_C} \text{ (very large frequency)}$$

$$R_{eq} = \frac{1}{g_{m4}}$$


$$R_{eq} \approx \frac{1}{g_{m4}}$$

d) pole at D



Small signal
 negative gain
 path from
 ω_D
 Gain due to M_{pass}
 $A_2 = -g_{m3} (r_{ds3} \parallel (R_1 + R_2) \parallel R_L)$
 This is common source config. of M_{pass} and gain is negative

$$A_2 = -g_{m3} (r_{ds3} \parallel (R_1 + R_2) \parallel R_L)$$



→ A_2 is negative gain so the C_c experience Miller effect, so C_c is miller cap

$$C_{eqD} = C_{gg} + C_c(A_2 + 1)$$

$$\omega_D = \frac{1}{(r_{ds3} \parallel r_{ds1}) (C_{gg} + C_c(A_2 + 1))}$$

large Impedance / large Capacitance

so ω_D becomes lower frequency
 WKT

$$A_1 = g_{m1} (r_{ds3} \parallel r_{ds1})$$

$$A_2 = -g_{mpass} (r_{ds3} \parallel (R_1 + R_2) \parallel R_L)$$

e) pole at node E

$$R_{eqE} = r_{ds3} \parallel (R_1 + R_2) \parallel R_L$$

$$C_{eqE} = C_{out}$$

$$\omega_c = \frac{r_{ds,pass} \parallel R_1 \parallel R_2}{C_{out}}$$

$$R_{eq} = r_{ds,pass} \parallel R_1$$

R_2 is variable [vary from 10k-10MΩ]
 C_{out} in range of pF

- There is another pole due to R_2
- we added R_2 to make the zero ^{present in left} because present because of the ~~zero~~ C_c . To nullify zero we add R_2

pole due to R_2

$$R_{eq} = R_2, \quad C_{eq} = \left(\frac{1}{C_c} + \frac{1}{C_{gg}} + \frac{1}{C_{out}} \right)$$


$$P_{R2} = \frac{1}{R_2 \left(\frac{1}{C_c} + \frac{1}{C_{gg}} + \frac{1}{C_{out}} \right)}$$

This P_{R2} is very high frequency.

So there are total 6 poles and 1 zero

- To find zero, for input = zero, output = 0

Find zero



Apply KCL we get

$$\omega_z = \frac{1}{\left(\frac{1}{g_{m,pass}} - R_2 \right) C_c}$$

- If we make $R_2 > \frac{1}{g_{m,pass}}$ then ω_z comes in left half plane

- So we nullify the effect of RHP [because RHP zero is phase lagging]

- pole at A the node will not be coming at signal path ^{Vref} (bcs its bias path). So pole at A is not an ^{Vref} important pole _{path}

- So we get effective pole 2, one due to R_2 and other at the output

- So 2 effective pole (ω_z, ω_c)


dominant pole non dominant pole

one zero (ω_z)


$$\text{Loop Gain}(S) = (-A_1 A_2) \times \left(1 - \frac{S}{\omega_z} \right) \frac{\left(1 + \frac{S}{\omega_0} \right) \left(1 + \frac{S}{\omega_c} \right)}{\left(1 + \frac{S}{\omega_0} \right) \left(1 + \frac{S}{\omega_c} \right)}$$

Error Amplifier Schematics

Spec Achieved:
(W/L)_{1,2} = 207
(W/L)_{3,4} = 7
(W/L)_{5,8} = 5
Gain : 37dB
GBW: 7MHz
I_{bias}: 50uA
Slew Rate: 1V/usec
VDD: 1.5V
ICMR+: 1.2V
ICMR-: 0.9V
CL: 50pF




Gain and Phase margin of the error amplifier



LOW DROP-OUT REGULATOR

s1

```
.lib /home/nithinpuru/pdk/volare/sky130/versions/cd1748bb197f9b7af62a54507de6624e30363943/sky130A/libs.tech/ngspice/sky130.lib.spice tt
**.dc IL 20m 40m 1m
**.dc Vin 3 1.5 0.1m
.dc Vin 1.5 3 0.1m IL 1m 50m 0.1m
**.ac dec 20 1 1e8 .5
**.dc temp -50 150 1
**.tran 10n 10u uic
.save all
```

**XSCHEM**


Nithin P

/home/nithinpuru/.xschem/simulations/Low drop regulator Project/LDO/Regulator.sch

2024-05-12 11:18:16

v


— vreg



Line Regulation of the LDO

V


— vreg





V

vreg

Line + Load Regulation of the LDO








dB


— db(vreg)


PSRR of LDO



V

vreg





Final Results

- **Gain**: 62dB (hand calculated)
- **Pole1**(dominant): 4kHz, **Pole2**(non dominant): 100MHz (hand calculated)
- **GBW**: 4.8MHz(hand calculated)
- **Phase margin**: 82degree (hand calculated)
- **|PSRR|**: greater than 60dB
- **I_q**: 104uA
- **Efficiency**: 89.77%

Things I learnt from this Project

- This project helped me strengthen my concepts on Compensation, Pole zero Analysis and Stability.
- I learnt how to approach the design for the topology with Mosfets in saturation.
- Relearnt the concepts of small signal analysis and Transfer functions
- Improved my problem solving approach after many attempts.
- Learnt all the wrong approaches to do the design and learnt the correct way.
- Improved my concepts of Analog and avoid silly mistakes.

References

- [1]. A Low Drop Regulator (LDO) in UMC 180 nm Technology by Mohammed Rizwan
- [2]. Low Drop-Out Voltage Regulators: Capacitor-less Architecture Comparison by Joselyn Torres, Mohamed El-Nozahi, Ahmed Amer, Seenu Gopalraju, Reza Abdullah, Kamran Entesari, and Edgar Sánchez-Sinencio.
- [3]. Full On-Chip CMOS Low-Dropout Voltage Regulator Robert J. Milliken, Jose Silva-Martínez
- [4]. IC Design of Power Management Circuits (IV) Wing-Hung Ki Integrated Power Electronics Laboratory ECE Dept., HKUST Clear Water Bay, Hong Kong.
- [5]. Design of low-dropout voltage regulator Miroslav Čermák.
- [6]. LDO Linear Regulator to Charge Battery by Ahmed tawfiq.

Thank you