1. Flip flops:

- SR, Jk, D and T Flipflops. (2 hrs)

A.Master-Slave Flip Flops

- Characteristics and excitation table (1 hr) 3. Shift registers. (1 hr)

Counters. (1hr)

- Synchronous and Asynchronous Counters (1hr)
- Modulus Counters
- up Idour Counters. (110)

5- State diagram, state table, state minimization, implication Chart method (3 hrs)

Introduction.


are required to be generated in accordance with the sequence in which the input signal are received.

* This requirement cannot be satisfied using a Combinational Logic system.

* These applications require outputs to be generated that are not only dependent on the Present input Conditions but they also depend upon the past history of these inputs.

* The past history is provided by feedback from the output back to the input.

* Memory elements are connected to the Combanational circuit as the beedback path.



Block diagram of sequential circuit.

Comparison between combinational and sequential Circuit.

-	<u></u>
Combinational cucuit	sequential cucuit.
1. Memory unit is not required	Memory unit is required to store the past history of the input.
&. The olp of any instant of time are dependent only on the present input	The output of any instant of time dependent not only on the present input but
3. They are daster because the delay between the input and olp is due to propagation	It is slower than the combinational circuits.
delay of gates only 4. It is easy to design	It is harden to design.
desification of source	Hal Circuit.

classification of sequential Cucult

- 1. synchronous sequential circuit
- 2. Asynchronous sequential circuit

synchronous sequential Asynchronous	s sequential.
1. Memory elements are Memory elements Clocked ff's. Clocked ff's. time delay elements	ints are.

The change in input signals can affect memory elements upon activation of clock signal. The max operating speed of the clock depends on time delays involved.

Faries to design

The change in imput signal can affect memory elements at any instant of time.

Because of the absence of the absence of the clock, asynchronous Circuits can operate faster than synchronous Circuit.

More difficult to design.

Clock:

A clock signal is a particular type of signal that oscillates between a high and a low state and is utilized to Co-ordinate actions of Circuits.

Clock Period

Period

Period

Remod

Period

All Period

Period

The clock period

Period

The clock period

The clock period

Period

The clock period


*

* Most of the clock signal is in the form of a square wave with 50% duty cycle.

* Signal generated by clock generator.

* Circuits using the clock signal for synchronization may become active at either the rising edge, lalling edge or in vouse of double data rate, both in the rowing and falling edges of the clock pulse.

* The time required to complete one cycle is called clock period" or clock cycle".




Latches and flip Hops:

The most important memory element is the tliptlop, which is made up of an assembly of dogic gates.

Even though the logic gate by itself has no storage Capability, several logic gates can be Connected together to permit impormation to be Stored.

Flip flop: * known formally as a bistable multivibrator, has two stable state. It can remain in either of the states indefinitely. Its state can be changed by applying the proper triggering signal. It is also called as "binary or Onl bit memory".



- * Flip flop has & outputs (a and a)

 Q Normal output a = inverted output.
- * The State of the flip flop always refers to the State of the Normal output Q.

 The inverted output is the Opposite state.

A flip flop is said to be in High State or logic 1 state or Set state when Q=1

how state or logic 0 or Reset state or Clear State when 0=0.

Here the flip flop has got more than one inputs.

"The Input signals which Command the flip flop to charge state One Called excitations.

These inputs are used to cause the flip tlop to surtch back and torth between its possible output states.

A Flip flop input has to be pulsed momentarily to cause a Change in the thip flop Output, and the output will remain in the new state even after the input pulse has been Removed. This is the Flip flop's memory characters.

Application: Flip flop serves as a storage device. It stores I when its output is I It stores to When its output is to Shift registers, Counters.

Latch!

It refers to non-Chocked Flip-flops,

because these flip flops 'latch on' to a 1 or 0

immediately upon receiving the input pulse caused

Set or Reset.

They are not dependent on the Colock Signal

for their operation. Later is a sequential device that cheeks all its inputs Continuously and Changes its output accordingly at any time independent of a Clock signal.

In the absence of ENABLE or gating signal, the latch does not respond to the Changes in its inputs.

On the other hand, a flip flop is a sequential device that normally samples its input and changes its output only at times determined by clock pulse.

Latch can be built up using two NAND Gate or two Nor gate


RS latch:

Two inputs S and R. S is called Set R is


Sunput is used to produce a 1 in Q, it stores a binary 1 in FF.

R input is used to produce a o in Q, it stores a binary o in FF.


This type of FF is sometimes called direct-Coupled RS FF.



A STATE OF THE STA	S R	en e	2	SOUTHER ABOUT HE TO
S	R	Q	ā	1
0,	0	Prev	jour !	Hati
1	ò	1	D	
0	١	0	1	
	۱ ۱	1010	119	



The cucuit is such that the Cross Coupled Connection from the output of one gate to the uput of the other gate Constitutes a feedback path. Hence the cucuit is called asynchronous sequential Cucuits.



A zero in Q along with 1 (0) Q = of for Q = 0 in R sproduces a 1 in Q. This together with a 1 in the S Input Dollars Q = 1

* so both high inputs have no effects on the output. The previous state output are shown in Paranthesis.

A zero in
$$Q$$
 with $R=1$

Produces 0 in \overline{Q} , This with a 0 in S produces \overline{Q} .

I in Q olp Hence $\overline{Q}=0$.

A one in a with R=1 so____ produces a o in Q. This along with S=0 produces 1 in Q $Q = 1 \quad \overline{Q} = 0$ So when S=0; R=1, Flip flop in set whatever the previous O/P's are. (Q=1) 3. when 8=1; R=0 The one in a with 1 in 5 produces a o as a output hence Q = 1(1) The zero in Q with R=0 l in s produces o asa st output hence Q=1)0 (0) 0 1 So when S=1 and R=0, wrespective of the previous outputs, the ff is Reset (0=0). 4. when s=0; R=0 S=0 The one in a along with 0 in R produces l in Q which in turn with 0 in S Produces 1 in 9

Since both outputs are high this indicates an invalid output $Q = \overline{Q}$ which is not true. Hence S = 0 and R = 0 condition produces such an ambiguous output, this condition is termed as invalid or NAND Clatch.

operation of NOR latch:

- NAND latch Output is invalid for S=R=0 NOR latch output is invalid for S=R=1
- TO set a NAND Platch S=0 2. TO Set a NOR latch S=1
- 3. To reset NAND latch R=0 TO reset NOR latch R=1
- 4. The NAND latch has no change in output when both the copuls are 1

The NOR eatch how no change in output when both the inputs are o.

Latches Vs Elipflops:

A simple latch torms the basis for the flip Flops. hatches are Controlled by enable signal, and they are level triggered, either positive level triggered or negative level triggered. The output is bree to change according to the S and R in put values, when active level is maintained at the enable inputs.

Flip Flops are different from latches Flipflops are pulse or clock edge triggered instead of level triggered.


Level and Edge Triggering.

Level Triggering:

In the level triggering, the output state is allowed to change according to input (s) When active level is maintained at the enable input. There are two types of level toggered latches.

· positive level triggered:

The output of thip blop responds to the input changes only when "its enable unput is I (high)




RS Flip App.

* It Consist of 2 additional AND gates at the input of RS latch


* when Clock pulse is low, the output of AND gates are low of Changes in S and R inputs will not affect the output.

 $C \cdot P = 0$; olp of AND gate = 0; input SYR = 00,01,10,11 olp has No Change.

* When clock pulse is high, the values of S and R will be passed to the Output of AND gates.



Clock	S	R	Qn	Qn+1	State.
1	0	0	0	0	No change
1	0	0	Taraki alan wana kanana ka	. 1	No change
•	0	1	0	0	Reset
l	O	1	l	0	Reset
	1	0	0	l	Set
- I	1	0		.1	Set
l services	1	1	D	1 7	0
	. 1	ļ	l	0	indeterminate
	·			7	





$$Q_{n+1} = S + \overline{R} Q_n$$

D- Flip Flop: (Delay)

Ochelay) FF has only one input realled D-ilp and two outputs Q and Q.

Insert inverter between S and R and give D IIP directly to S and \overline{D} input to R.






Characteristic table:


CP	D	Q _n	Q _{n+1}				
1	0	O	0				
1	0	1	0				
1	ţ	0	1				
(1				

Expression for Anti



 $Q_{n+1} = D$. * $CP = 1 ; D = Q_{n+1}$ The uncertainity in the state of an SR flip Flop when S=R=1 can be eliminated by Converting it into a Jk Flip Flop.

The data inputs are I and k which are ANDED with \overline{Q} and \overline{Q} respectively, to Obtain S and R inputs, as shown. Thus $S = J\overline{Q}$; R = kQ.



Case 1.

J = K = 0

when J=k=0, S=R=0 and according to truth table there is no change in the output.

case 2:

J=0; K=1

For Q=0, Q=0; $\overline{Q}=1$; S=0; R=D; Since SR=00 there in no change in the Output and therefore Q=0 $\overline{Q}=1$

if Q=1; $\overline{Q}=0$; S=0; R=1 According to truth table of SR thip flop it is a reset state and the output Q will be O.

Case 3

J=1 K=0

for Q = 0, $\overline{Q} = 1$

Now S=1; R=0. According to truth table SR Flip Flop is set State and the output Q=1 for Q=1 $\overline{Q}=0$

Now S=0; R=0 Since SR=00, there is no Change in the old therefore Q=1 and $\overline{Q}=0$.

for J=1 & K=0 Q=1 i.e. Set State.

case 4:

J=1 K=1

For Q=0; Q=1

S=1; R=0 According to truth table of SR flip flop it is a set state and Output Q will be Δ for Q=1 $\overline{Q}=0$

S=0 R=1, According to truth table SRFF is reset state i.e, Q=0.

it J=1; k=1 toggles the FF Dlp.


Race around Condition!

when j=k=1 and clock is applied, the olps go on Complementing as long as clock is present.

At the end of the clock pulse the flip flop is disabled and the value of Q is uncertain. This is valued Race around condition.

Olp changes from either 0 to 1 00 1 to 0

J	K	Qn	2n+1	State	
0	0	0	0	No change	
0,	0	ı	1	No Change	
0	ı	0	0	Reset	J K Qnti
0	1		0	Reset	0 0 Qn
					0 1 0
1	0	0		Set	1 0 1
)	0	1	Ì	Set	1 1 Qn
1	1	0		Toggles	
1)	Į Į	0	Toggles	Truth table



$$Q_{n+1} = \overline{Q}_n J + \overline{K} Q_n$$


Flip Flop.

* T (on Trigger con Toggle FF.

of It has one input and two outputs a and a

* TFF is obtained by Lonnecting its Jand K inputs together

* It has the ability to toggle or Complement its state



Characteristics Table

T	Qn	Qn+1
0	0	0
1	0	1
0	l	\
	1	0

$$T=0$$
; $Q_{n+1}=Q_n$
 $T=1$; $Q_{n+1}=\overline{Q}_n$

Note: The time delay of FF and Propagation delay of clock pulse are same so to overcome this width of clock pulse is shorter, even then accuracy is not proper so move on to master slave or edge triggered.

Master-Slave Flip Flops:

The problem of race around conditions wan be solved by marter-slave FF.

This improvement is acheived by introducing a known time delay between the time that the flip flop responds to a clock pulse and the time the response appears at its output.

The master-slave flipflop is also called pulsetriggered Flip-flip because the length of the time required for its output to change the state equals the width of one clock pulse.


* The master-slave flipflop or pulse triggered. Flip-flop actually Contains two flip Flops.

- 1) master flip flop.
- 2) slave Flip Flop.

* Control inputs are applied to the master Flip Flop and maintained constant for a time prior to the application of the Clock Pulse.

Master Flip Flop -> output is determined on the riging edge of the Clock pulse, levels on the Control unpuls.

State of the master is transferred to the slave, whose outputs are q and \bar{q}




The Master-slave (Pulse triggered) S-R flip Flop.

The truth table operation is same as that Of the S-R Flip flop.

Externally IIPS are S and R given to master section and this SR will work for the positive edge of the clock signal. the output of master given as it is to the slave. This slave works for the same in negative going pulse.

i.e, The slave copies the state of the moster at the negative going edge of the clock pulse. The state of the slave then unmediately appears on its 9 and 5 outputs.



S R Q & state


O O Qo No Change

O I O Reset

I O I Set


I Nowalid.

Touth table of mouster slowe flip flop.



D Q State.
O O Reset
I I 8et

master slave Jk FF.



J K Q Nochange
D O Ro Nochange
O O Reset

I O I Set

I I Q Toggle

Operation of Master Slave Flip Flop.

The external Control inputs SAR are applied to the master section.

master flipflop: Gated SR latch -> Olp is obtained during the +ve going edge of the clock.

Slave Flip Flop: Goted SR latch -> Olp is obtained during the -ve going edge of the clock.

* Ouput of master FF is y & y.

* Y and y as input to slave and output is a and a

* During positive going edge => mouster is activated.

* During Negative going edge => Slave is activated. When CP = 0

Master = disabled

Slave = enabled., Now Q = Y and $\overline{Q} = \overline{Y}$ when CP = 1

Master = enabled., operates as SR FF.

Slave = disabled.

* when pulse returns to 0, master is isolated and slave goes to the same state as master.

* If S=1; R=0; State with Q=1; pulse from 0 to 1 master -> set SO y=1

* since master in internal circuit the changes are not noticable but S, R state can be changed accordingly a and a output is got.

* Thus in master slave ff, it is possible to switch the output of the ff and its input information with the same C.P.

Flip Flop excitation Table. * Excitation table is needed, to design a sequential cucuit.

of It is Obtained from the characteristic table.

for SP Flip flop.

Characteristic table. Excitation table.

· R 9_{n+1} S an 0 0 D O 0 1 1 X

 Q_n ant, 0 0 01, O 0 0 \mathcal{D} 0 1 1 0, 0

for JK flipflop.

J anti k 0 0 Qn 0 1 O l O 1

Facitation table

 Q_n 9n+1 可长 0 0/1 O D 1 0/1 O 1 0 0/, 1 1 0/1 0.

For D flip Flop.

Qn+1 D O D 1

Excitation table.

ant, Qn O D Ð 0 0 }


for T flip Flop.

 Q_{n+1} T 0 1

Excitation table.

Qn Anti 0 O O 0 \mathcal{O}

waveform for Master Slave Flip Flop.



Shift Registers:

* The Flip Flop is the temperory storage element stores a single bit.

* Register is a Combination of Flipflop, work is to store the digital data of any kind.

of the CP.

Register = olata Storage data movement.

The stodage Capacity of register is the total number of is and o's in the data.


Shipt Register:


The movement of data from stage to stage within the register or into or out of the register upon application of Clock pulse.


The types of data movement in shift register are.


- 1. Serial in Serial Out (SISO)
- 2. Sexial in parallel out (SIPO)
- 3. Parallel in parallel out (PIPO)
- 4. Parallel in Serial Out (PISO)
- 5. Bidirectional.
- 6. Rotational Right.
- .7. Rotational left.


SISO!

















Illustration:

SISO Shift register:





Parallel out



*The data ABCD through which the Data is entered into register in parallel form.

* The signed shift/Load allows.

- a) data to be entered in parallel form into the register
- b) data to be shifted out serially from 94,
- * when shift/Load is high

Gi, G2, G3 -> disabled.

GH, G5, G16 -> enabled

The data from first stage to the next in shifted.

Shifted.

* when shift/hoad is low

G1,G2,G3 -> enabled

G1,G5,G6 -> disabled

The data input appears at the each FF.

SRGU


Data

* when Clock pulse is applied, these data bits are Shifted to the 9 output terminals.

* OR gate allows either the normal shifting Operation Or the parallel data entry depending on which AND gates are enabled arroading to shift lood.

Biolirectional shift register:

Data shifted either from right to let or left



It Right/Left = high => shift right shift register.

If Right/Left = Low => shift left shift register.

Operation:

(1) $R/\overline{L} = 1$: $G_{1}, G_{12}, G_{13}, G_{14}$ enable. $G_{15}, G_{16}, G_{17}, G_{18}$ disable.

Data Din entered into FF, then with CP to Q_1 then to Q_2 then to next stage of Q_4 .

(2) R/I = 0 : G15, G16, G17, G8 enable
G1, G12, G13, G14 disable.

The data from fF_4 to fF_1 is shifted. Thus the data is shifted right and left for RII = 1 and 0 respectively.

So called Bidirectional Shift Register.


Universal Shibt Registers!

A register Capable of Shifting in one direction only is a unidirectional shift register. A register Capable of shifting in both direction is a bidirectional shift register.

* It the register has both shifts and parallel load capabilities, it is referred to as universal shift

register.

register, whose output can be either in serial form or in parallel form and opp can be in serial or



* It Consists of 4 ff and 4 mux

p four Mux are with same select inputs \$1 So.

* IIP = 0 for all Mux is selected. for

S1 S0 = 00

* IP = I(I) for all Mux is selected for $S_1 S_0 = 01$

* IIP = 2' (I2) is selected for S, So = 10.

* IIP = 3 (73) is selected for $S_1S_0 = 11$.

For Io => There is No change in the register

Value

II => Mux IIp have a path to DI ff and this causes ff to Shift right the IIp.

 I_2 => mux IIP has a Path to P4 FF and Causes ff to Shift West the IIP from F4 to F1

 I_3 => The Binary information is transferred through farallel lines into the register. Simultaneously during next place edge.

Mode Control
S, So Register operation
O O No change in data.

0 1 Shift right

1 0 snitt left

1 1 parallel load.

Application of Shift Registers;

- 1. Digital Building Blocks
- 2. Ring Counters etc.,
- 3. Temperory data Storage.
- 4. Bit Manipulation.

Counter:

It is a sequential cucuit Consisting of set of FF Connected in a suitable manner to Count the sequence of the input pulses presented to it in digital form.

Classification

- 1. Asynchronous and synchronous counters.
- 2. single and multimode counters.
- 3. Modulus Counters.

Asynchronous Counter:

- * Also called as ripple Counter or Serial Counter.
- * Each flip flop is triggered by the output of the Previous flip flop.
 - * speed of the operation is limited.
- * Settling time of asynchronous Counter is the Cummulative sum of the individual settling time of Flip flop

Synchronous Counter:

Also called as parallel Counter.

speed timitation of the above is overcome by applying Clock pulse simultaneously to all the flipflop.

settling time of this is equal to the upropagation delay of a single Flip Flop.

Single mode Counter:

It aperates in single mode

i.e, it counts either in up mode or in Down mode.

Multimode counter:

It operates in both up and down modes.

Modulus Counter:


Modulus Counters are defined based on the number of states they are capable of counting.

Applications!

Pulse Counting, frequency division, time measurement and Control.

Asynchronous Counter:

up counter or Ripple Counter.



outputs.

* CP is given to FFA

* In Asynchronous counter, the olp of FFA is given as CP to FFB, olp of FFB is given as the CP to FFC and

* It has cummulative settling time 180 its speed of operation is limited.

* T FF is wed.

* Negative edge triggering is word

* Input is always high.

Operation:

1. Initially all the flipflops are cleared. So $Q_A = Q_B = Q_C = Q_D = 0$

2. CP is given to FFA, where as CP Pb FFB, FFC, FFD = 0 80 QA=1; $Q_B = Q_C = Q_D = 0$.


3. Cp is given to FFA continuously; QA=0

Note: During the negative transition i.e. Asom 1 to 0 change of state takes place.

when QA changes from 1 to 0; QB varies.

Illoty QB changes from 1 to 0; Qc Varies.

Qc changes from 1 to 0; Qp Varies.



			1		k		- 1
	state	СР	Qp	O.c	QB	Q _A	
-	0	0	0	0	0	0	
	١	OFFI COMPONENTS OF THE PARTY OF	0	0	0	Lakers seems :	TFF
	2	2	0	0		0	Qn T anti
	3	3	0	D	1	1	·
	4	4	0	1	0	0	
	5	5	0		0	1	
	6	6	. 0	1	1	0	0 1 1
	ヺ	7	0	1	١		1 1 0
	ક્ર	8	1	0	O	0	A Company of the Comp
	9	9		0	0	1	
1	10	10	· shows a series	0	ı	0	
		11	and the same of th	0		J	;
	12	12	1	l aminim	0	0	
	13	lβ	1	1	0	1	
	14	14	1	1	1	O	
	17	15		1	1	1	

Modulus Counter:

* It has 16 different states, so it is called MOD-16 sipple Counter. œs

MOD Number = 2"

where n -> NO- of F.F.

* The max binary no. counted by the Counter = 2-1

Frequency division or frequency scaling:

IIP pulses = Frequency fo.

QA = Two ilp pulses result in a single pulse frequency folz.

Pro = Hart of QA = fo/4


Qc = folg

Op = fo/16.

* wed to devide the coput frequency. It is called Fraquency divider.

* Frequency/or

DOWN COUNTER!



Of changes from 0 to 1; Ob Varies. when Changes from 0 to 1 i ac varies.

Initially QA=QB=QC=0


CP given to FFI Now QA => 0 to 1;

Now as varies and so on

State	٩c	Q _B	QA	18
	O	0	0	
す	1	1	1	
6	}	1	Ò	
5	1	0	1	
4	ı	٥	, 0	
3	O	1	. 1	
A	Ø	1	O	
1	D	D	1	
O	0	Ō	0	
7	1	1	1	
CP month	CP to B		0	01 0 0 0 0


Shift Register Counter.

RING COUNTER:




* Output of the last stage is given as upput to the boist stage.

- * Initially all the FF are Cleared.
- * Preset the FFA, So the Olp of $Q_A=1$ when CP=0 where $Q_B=Q_C=Q_D=0$.
- * Q_A of p is given as a unput for D_B : $D_B = 1$ CP is applied; $Q_B = 1$ Where $Q_A = Q_C = Q_D = 0$. and so on.



The output of each stage is connected as the input to the next stage.

a op of Last stage in given as a input to the tirst stage.



Design of Asynchronous Counter:

To Construct MOD-N Counter.


- 1. Find the no. Of flip flop required $2^{n-1} \leq N \leq 2^{n} .$
- 2. Connect all the FF as a ripple Counter.
- 3. Find the binary no for N.
- 4 Connect all FF Olp's for which Q = 1 when the Count is N as inputs to NAND gate.
- 5. Connect the NAND gate Olp to the CLEAR ilp of each FF when the Counter reaches its Nth state, the Olp of the NAND gate goes low resulting the FF to D.
 - 6. So the counter counts from 0 thr' N-1, having N- States.
- 1. Design of a Mod-6 Counter C Asynchronous Counter) using T ff.

1.
$$a^{n-1} \le N \le 2^n$$


 $a^{3-1} \le b \le 2^3$
 $a^{3-1} \le b \le 8$

So No. Of FF required is 3.

2. Construct the asynchronous counter.



- * The binary value of N=6 is 110
- * olp of Qc + QB=1, so it is connected to NAND gate
- * Old of NAND is given as CLEAR ILP torall FF
- * When the Counter reaches b; all the ff is Cleared. QcQBQA Qc = Qb = 1




* Design of mon-10 asynchronous counter.

1. $2^{n-1} \le N \le 2^n$

2 4 10 \ 24 .


· , n = 4.



QB = Qp = 1 - Clear all the flip flop.

Synchronous Counter.

UP COUNTER :



Input pulses applied simultaneously to each ff. FF A has its inputs I and K.

Input of other FlipFlop are driven by some combinations of FF outputs.

IIP of FF - A => 1

IIP of FF-B => QA.

IIP OF FF-C => QA. QB.


DIP OF FF-D => QA. QB. Qc.

Total delay = propagation delay of one FF + propagation delay of AND gate.



0

0



O

O

Initially QA = QB = 0 CP is applied.

FF-A → toggle i.e., JA=KA=1 FF-B output will be zero because JB=KB=0.

I

0

After Forst Clock Pulse QA=1 QB=0

Step 2: Negative going CP, both FF toggles.

QA=)1 = 0

Here Ilps of

QB=0 = 1

JA = KA = JB = KB = 1

QA.

0

1

0

1

QB

 \circ

O.


1

İ


After 2nd CP.

finally QA = QB=0.

Synchronous Down counter:



State	9 _D	9c	Q _B	Q _A		
15	1	1	1	İ		
14	1	l	ì	O		
13	i	1	0	1		
12	1	I	0	0		
1.1	1	0	l	1		
10	1	0	1	0		
9 8	1	0	0	١		
8 7	1	0	O	0		
6	O	1	İ	1		
5	O	١	١	0		
4	0		Ö	.		
3 2	0	l	0	0		
2	0	0	I	j		
	0	0	1	0		
O	0	0	0			
	Ø	0	0	0		



obusin counter by connecting QA, QB, Qc, QD

Olp in place of QA, QB, Qc, QD.

* up/down is used to control ff olp'st are fed to the J and K unputs of the following ff.

* when up/down = 1 => ckt behave has a up counter.

* when upldown = 0 => ckt behaves has a down counter

Design of Synchronous Counter:

* determine the required no. of FF (N \le 2")

* Draw the state diagram showing all the possible states state diagram also Called as transition diagram.

* Select the type of ff to be wild


* using K-map, obtain the minimal expressions for the excitations of FF'S.

* praw a logic diagram.

write the excitation table [PS and NS is to be listed].

- 1. Design of Synchronous 8 bit up counter!
- I No. of FF(n): n=3.

II State diagram



III select JK Flip Flop.


$Q_{\mathbf{n}}$	andi	J	K
0	0	0	0/1
0	1	į	0/1
ļ	0	0/1	1

0.

Excitation table: 0/1 20.00 k_B \mathcal{T}_{A} QB QA QCH QBHI QAHI $\mathcal{J}_{\mathcal{B}}$ Kc τ_{c} X 0 O 0 1 0 0 0 X X 0 X 0 0 D Х Χ 0 X \mathcal{D} 0 X

X

0




X

 $J_A = k_A = 1$

X

V-Logic diagram:




2. Design of synchronous Mod-6 Counter.

I No. of
$$ff$$
: $N \leq 2$
 $6 \leq 2^{3}$ (8)

Il State diagram:

6,7 Don't Care



il select JK FF

Excitation table.


	PS		7	>						1	process or the matter product of sectors and
9 c	QB.	O _{LA}	9 _{C+1}	Q B+1	anti	Jc	Kc	JB	KB	JA	KA
0	0	Ö	O	O	1	0	X	0	×	1	X
0	О	1	0	; ; 1	0	0	×	١	X	×	1
0	1	O	0	1	1	D	*	×	0	1	X
0		1		O	О	ŀ	×	×	1	*	21
	,	2		0	1	×	b	O	Х	1	*
! ;	0	O	1			×		0	X	×	1
1	O	١	0	0	0	×	×	×	×	×	×
1	,	0	χ	×	×			4			
1	•	1	×	×	×	×	×	×	× .	×	X


IV K-Map Reduction


ABBA JC = ABBA

XXXX

RAGA	Κc	= 6	λA
×	(X	X	×
	U	X	×
1			£










I Logic diagram.




- 3. Design of a synchronous MOD-6 gray Courter.
 - 1. No. of ff = 3
 - 2. State diagram
 - 3. Select T FF Excitation Table.

(000)	(00)	7011
0	(IOX	(010)


binasy	gray
000	000
100	00!
010	011
01,	010
100	110
10	
011	lp 1 X
111	100 %


į	<u>1</u>	, e			NS				
- Francisco	٩c	OB.	O.A.	D(+1	OLB+1	BLA+1	Tc	$\tau_{\mathcal{B}}$	TA
	0	٥	0	O	D	1	O	0	1
	0	0	}	0	1	1	0	1	0
	0	1	l	0	A Transfer of the Control of the Con	0	O	0	
	0	1	0		1	D	1	0	0
	-	: ! !	0	1	1	t	·O	0	
	1	1		O	· O	O	1	· ·	\
	2	0)	*	V	* *	* *		×
	1	0	0		` ~	*	Service and Seattle	Pettpearper	


A. K- map reduction



5- Logic diggram.







Sequential Cucuits. (Finite State Machines FSMs)

The synchronous or clocked sequential circuits are represented by two models.

- (1) Moore Cucuit.
- (2) Mealy Cucuit.

Moore Cucuit:

In this model, the old depends only on the Present State of the FF.

Mealy cucuit:

In this model, the Old depends on both the present State of the ff and the inputs.

State diagram.

* pictorical representation of the relationship between the present State, input, Next state and output.

Mealy Circuit:

	S1	tate 1	able.			
1. Loo Jille	PS	Next ILP	state	output		
d o olp	To the second se	X = 0	Χ⊏)	X=0	X 21	
00 (2)	a	a	Ь	O	0	
OI A	Ь	b	C	1	Ø	
00 Present	C	d	C	0	1	
C T State	d	d	а	0	1	
State dingram						

- * state is represented by a riscle also called node or vertex.
- * Transition blw the States is indicated by directed circles. lines connectina a Afr

- * The line connecting a Circle with itself indicates, the next state is same as the present state.
 - * The directed lines are labelled with 2 binary numbers seperated by a symbol (/ slash).
 - * The input value is labelled first of value is labelled next.

Moore cucuit:	P·S	N	S	olp l
		X20	X	
(a) olp.	a	a	b	0
	b	b	C	0
14 Ilp	c	d	C	1
d d	d	a	d	0
	<i>)</i> , ·			
C				


State diagram.

- * The directed lines are labelled with only one binary no representing the ilp.
- * The olp is indicated within the circle below the Present state.

NS -> Next state of the flip flop after the application of clock pulse.

State Reduction:

- or It avoids the introduction to redundant state.
- * Redundant State reduces the no. of FF and dogic gates, reducing the cost of the final circuit
- * when two states are equivalent one of them
 Can be removed without altering ilp- olp relationship



State assignment

* The process of assigning binary values of the states of the sequential machine is known as state assignment.

Rules of state assignment

I states having the same Next state for a given uput condition should have assignments which can be grouped into elogically adjacent cells in a k-map.

I states that are the next state of a single state should have assignments which can be grouped into logically adjacent cells in k-map.

Transition of olp table.

It can be obtained from the state table by modifying the entries of the State table with the selected state assignment.


Excitation table:

* It gives information about the excitations to be applied to the FF to bring the mic from the present state.


Design of synchronous sequential cucuit.

- 1. Obtain the design specifications and study the same clearly to understand the operational behavious of the circuit.
 - 2. Construct the state diagram.
 - 3. Develop the state table.
- 4. Reduced standard form state table by semoving the redundant states.
- 5. state assignment of teansition table Assign the benoary values to live slates and write the teansition table.
- 6. Choose the type of ff + torm the excitation table.
- I brow the k-map and find the minimal expressions.
- 8. Draw the circuit to realize the minimal expressions obtained above.
- 1. A sequential encent has one ilp and one olp. The state deageam is shown.

Design the sequential cuit with (i) DFF




	P·S	N	S	OP				
		x =0	x = 1	X 2 0	X=1			
	00	00	1.1	D	1			
	01	10	00	0				
	10	00	1 1	1	O	,		
	1 1	1 1	01	i	O			
r	vo, of	stati	es = 4	states	•			
١	10. Of	Flip	flop =>	2 <	NS	2 ·	n = 2.	
				21 <	NS	2		
		· . V	10. of t	÷ = ;	2	- ,		
De			D Fli				> 0	
X	QA	QB	QA+1	Q _{B+1}	PA	DB	У.	
Ō	0	O	O	0	0	O	0	
O	O	1	1	0	1	0	0	
0	1	0	O	0	0	O	1	
O	1	1	1	1	1	1	1	
1	O	0	1	l	1	1	1	
ŧ	D	1	0	0	0	O	0	
		0	t	1	ļ	l	0	
j	1 1	ı	0		0		0	
	,	, ,	_	1				6 M
	Map 1	be DA	(1010)	Δ.	For	DB	Q	for y
x Q	1. A.	1 11	10	2 PA	0 01	141	o x	00 01 11 10
0			Season seems	0			0	
 1			Formation Section 1922					
<u></u>					<u>-1</u>	1		- Alexander
Ţ	$D_A = \bar{7}$	EQB+X	QB	De	= Qp	QB+X	Q _B	Y = xQ+ YQ+ Q



T Flip Flop. using Design

Des	ign	using) •	-μρ ι να	7			Qn	Ø _{n+1}	T
5 C	Р	S	NS		TA	$T_{\mathcal{B}}$	У	0	0	0
λ	Q_{A}	QB	Q_{A+1}	Q _{B+1}	A	10	0	0		Tag.
O	0	O	0	O	0	0	0	1	D.	1
0	0	1	1	0	1	1	0	1	į	0
0	1	O	0	0	ŀ	O	1	•		
O	(1	t	1	0	0	1			
1	0	O	1	1	1	. 1	0			
١	O	1	Ō	0	0	,	0			
1	İ	O	1	Ι.	1	0	0			
1	1	1	0	Ì	1					


K-map reduction:



$$T_{A} = \overline{\chi} \overline{Q}_{A} Q_{B} + \overline{\chi} \overline{Q}_{A} \overline{Q}_{B} + \chi \overline{Q}_{A} \overline{Q}_{B} + \chi \overline{Q}_{A} Q_{B}$$

$$T_{B} = \overline{Q}_{A} Q_{B} + \chi \overline{Q}_{B}$$

$$Y = \overline{\chi} Q_{A} + \overline{Q}_{A} Q_{B}$$




2. A sequential cucuit with two DFF's A and B, two Ips X4Y; Olp Z is specified by the tollowing eq.

$$A(t+1) = \overline{x}y + xA$$

$$B(t+1) = \overline{x}B + xA$$


$$Z = B.$$


- a) Draw the logic diagram of the Circuit.
 - 6) Derive the state table
- c) Derive the state deagram.



(00) (01)									10 (11)										
	PS	NS x=0;	}	OIP	PS		NS		Olp	P	S	INS		Plp	PS		NS	S	Olp
A.F.	a _B	QAti	QB+1	Z	Ø _A ′	Q _B	9A+1	a _{B+} ;	Z	8 _A	QB	ant	(RB+)	Z	G _A	RB 9	A4	R _{B+1}	2
0	0	٥	0	0	O	0	l	b	0	0	0	0	0	0	0	0	9	0	0
0	1	0	١	1	0	İ		A. D. O. S. LINWING THE	1	0	J	0	0	1	0	1 0	9	0	,
1	O	0	0	0	of Controller, Name	0	1	0	O	1	0	1)	0	1 0	1]	0
1	1	0	١	1	1		destablishes, a.	1		1) and an analysis of the same	1	1	1	1 1	1	Action Management of the Control of)	1

State deagram





State table.

Ps	N	S	Olp y		
	X=0	X=1	X = 0	X=1	
a	C	b	0	0	
Ь	d	С	0	0	
C	9	d			
d	e	+		0	
e	t	a	0		
t	9	<u></u>		0	
1/9	t	a	0		

-) Replace éby g (or)
g'by è'

PS	N	S	output		
	χΞΟ	X=1	X=0'	九二 し	
<u>A</u>	С	b	0	0	
Ь	d	С	0	0	
С	e	d	1.	The state of the s	
d	e	b		0	
e	b	a	O	Parties of the second of the s	
E	e	+	1	0	
·		ļ <u>V</u>	<u> </u>	<u> </u>	


Replace F by a ord by E.									
Ps ·	NS		2=0						
a	c	Ь	0	0					
b	d	c	0	0					
ا د	e	d	1	1					
d	e	d	1	0					
	l d	a	n.	1					
le									

Reduced State Kable

No. of states = 5 No. of FF = 3.

$$a = 000$$
 $b = 001$
 $c = 010$
 $d = 011$
 $e = 100$


Reduced	State	diagram.
---------	-------	----------





PS	N	ا، ي	OIP		
	X=0 X=1		2 = 0	7=)	
000	010	001	O	b	
001	011	010	0	0	
010	100	011	1	1	
011	100	011		0	
100	011	000	0	1	

Here;	0101,0110,0111,	1101, 1110, 1111 are
	don't Cares.	•


	х	QA	OB	QC	GAHI	61Bt1	9C+1	g	UA	UB	<i>y</i> C
+	0	0	0	0	0	1	0	0	0	1	0
	0	0	0	1	0	1	١	O	0	١	1
	•	0		0		D	0	1	ł	0	O
	0				1	D	0		1	0	0
	0	0		•		1	1	0	0		1
	O	1	0	0	0		,			_	
İ	1	0	O	0	0	0	1	0	0	0	1
	,	0	0	1	0	ı	0	0	0	1	0
,		0	1	0	0	1	1	1	0		1
					0			O	0	1	1
	I	0	1	1			'		U		'
	1	}	0	0	0	D	0	1	0	0	0
		1	ţ			1		1	ل		







Realise a sequential circuit for the state diagram using DFF.





State table:


		ی	N	Ps		
	Olp	$\chi = 1$	X=0			
No. of state = 3.	0	Ь	1-	а		
No. 06 ff = 2.			b	И		
	0	C	С	Ь		
	1	a	C	С		

State Assignment:

Ps		χΞ	N 3		X =1		
$Q_{\mathbf{A}}$	QB		QB+1			9 _{B+1}	Olp
O	0	O	1	(O	1	O
0	1	1	O		ì	O	0
1	D	j	Ö		O	0	1
X	PS QA	ab	NS Q _{At}	9B+)	DA	PB
O	O	0	0	1		0	1
0	0	ſ	1	Ö		١	O
0	1	O	ŀ	0		i	0
D	1	Ł	· *	×		· *	×
1	0	0	Ö	1		0	}
1	O	1	}	0		1	O
1	1	O	0	0		0	O
1		1	Х	X		×	X







DB = BABB

