unit 3: ARITHMETIC AND STANDARD COMBINATIONAL MODULE
AND NETWORKS (10 hrs)

- 1. Adders
- 2. Subtractors (1)
- 3. Binary Parallel adders,
- 4. Parallel Subtractors (1)
- 5. Binary decoders and encoders (2)
 - Priority encoders. (1)
- 6. Multiplexers (1)
 - Mux as universal Combinational modules (1)
- 7. Demultiplexers (1)
- 8. ALV Module and Comparator modules (2)

Introduction


* when logic gates are connected together to produce a specified output for certain specified Combinations of input variables, with no storage involved, the resulting Circuit is called "Combinational logic circuit".

n input Combinational moutput logic variables.

Design procedure:

- 1. The problem definition.
- 2. The determination of number of available input Variables and required output variables.
- 3. Assigning letter symbols to input and output Variable
- 4. The derivation of truth table indicating the relationships between unput and output variables.
- 5. Obtain simplified Boolean expressions tor each output.
 - 6. Otain the logic diagram.

1. Design a Combination logic circuit with three input variables that will produce a logic 1 output when more than one input variables are logic 1



<u>Design</u> of Adders

Simple addition
$$0+0=0$$

 $0+1=1$
 $1+0=1$
 $1+1=(10)$

* It the sum value is of two digits


mso = casoy

LSB = Sum.


* The logic circuit performing this operation is called half adder. (two bits)


It the circuit performing addition of three bits (two significant bit and a previous carry) is called full adder.

Half Adder:




.~	Truth table											
	A	В	carry	sum								
	0	0	0	0								
ļ	O	1	0	ł								
	The state of the s	0	0									
	1	1	1	0								






Carrys AB

Sum = AB+ AB = ABB



<u>disadvantage!</u>


In multidigit addition we have to add two bits along with the vearry of previous digit.




Cin > carry from the perevious lower significant position.

A, B > Inputs

					1
Α	В	Cin	Cout	Sum	
0	0	0	0	0	-
a	0	•	0		
0	1	0	0	The state of the s	
0	1	1	-	0	
1	0	0	0	V. S)
1	0	1		0	
1	1	O	١	0	
1	1	1.	1	1	
\ <u></u>		٠. ق	hinn I		






Simplication!

= c (AOB) + c(ABB)

= c (AAB)+ C(ABB)

AB+AB=ABB

= C (CA (B)



Carry


simple subtraction.

$$0-0=0$$
 $0-1=1$ with 1 bossow.
 $1-0=1$
 $1-1=0$


- 1) Half subtractor
- 2) full subtractor.

Half Subtractor:

nputs	outputs				
В	Difference	Bossen			
O	O	0			
j	١	\			
0	1	0			
1	0				
	nputs B O I	nputs outputs			



Logic circuit



Limitations:

* In multidigit subtraction, we have to subtract two bits along with the bossow of the previous bit subtraction.


* Effectively such subtraction requires subtraction of three bits. This is not possible with half subtractor.

Full subtractor:

The Circuit has three inputs A, B, Bin and two outputs D and Bout.

D- Difference

Bout - Borrow.



Full subtractor with two half subtractor,

Bout = ABin + AB+BBin


= AB+ ABin (B+B) + BBin (A+A)

= AB+ ABinB + ABBin + ABBin + ABBin

= AB+ ABinB+ ABBin + ABBin

= AB(1+Bin)+(AB+AB)Bin

= AB + (A OB) Bin




Parallel Adder:

* Here single trul addler is capable of adding two one bit numbers and an input varry.

* Parallel adder is constructed mainly to add benony numbers with more than one bit.


In of the next full order.



Exercise:

1. Design a 4 bit parallel adder using tull adders.

* 4 Full addurs.




Parallel subtractor

Subtraction of binary numbers can be done most Conveniently by means of Complements.

Subtraction of A and B can be done by taking 2's complement of B and adding it with A.

2's Complement is done by taking is complement and adding 1 to 1's Complemented number

1's complement is done by taking inversion of the number. Here I is added to the complemented number by input carry.




4-bit parallel Subtractor.

Parallel Adder/Subtractor:

* Addition and subtraction can be combined into one circuit with one Binary adder.

* This is done by including an ex-or gate with each tull adder.



-> circuit is an adder -> Circuit in an subtractor

* M Controls the operation of the circuit.

 $Ex-OR \Rightarrow One Ilp \rightarrow M$ Other Ilp $\rightarrow B$

If M=0 $B \oplus 0 = B$; Cino = 0If M=1 $B \oplus 1 = B$; Cino = 1

* B IIp is complemented and I is added through a input coursy.

* A plus 2's complemented B' = A-B,

Note:

in which the varry output of each full-adder stage is connected to carry input of the next order. Therefore, the sum and carry outputs of any stage cannot be produced until the input carry occurs, this leads to a time delay in the addition process. This delay is known as carry propagation delay".

BCD ADDER:

The digital system handles the decimal number in the form of BCD. BCD adder adds two BCD digits and produce a sum of BCD.

Implementation:

* H bit binary adder for unitial addition

* Logic cucuit to detect sum greater

than 9

* one more H bit greater than 9 or carry

is 1

Truth Table.

	In	<u> </u>	ıŀs	`		outp			
	S2	S	l	S	0	Y			
0	0	C)	C)	0			
0	0	E)))	i	0			
0	0	l		. (C	0			
0	0		1		i	(
0	1	(C	. (r)	0			
0	I	Annual contraction	0		İ	0			
0	Î.	1	j		0	O			
0	1		į		1	0			
1	C)	E)	0	0			
)		0	Č	כ	ĺ	0			
1	1)			0	. 1			
	0		1		1				
1	1	- A - A - A - A - A - A - A - A - A - A	D	and Street and service	0				
1)	1				
	1	:	1	A Description of the Property of	0				
Acres your probability of the Control of the Contro		1			i				
		ı	I		1	1			

S₃S₂ eD AB 00 01 11 10 00 01 11 10 10 11 1 1 33S1

 $y = S_3 S_2 + S_3 S_7$

The logic circuit can be drawn to detect the sum greater than

y=1 indicates sum>9, we can put one more term Cout in the above expression to check whether carry is one.

If any one condition is satisfied we add 0110 in the


Steps: The two Bed numbers, together with Cin are first added in the top it bit burnary adder to produce a burary sum.

* when the output carry is equal to zero, nothing is added to the benary sum.

the output dainy is equal to one, binary one is added to the benary sum through the bottom 4 bit benary adder

at The output warry generated from the bottom

binary adder van be ignored. Since it supplies information already available at the alltput carry terminal.



BCD Subtractor:

* Addition of signed BCD numbers can be performed by using 9's and lo's complement.

Subtraction wring q's complement method.

- 1. find the 9's complement of the -ve number
- 2. Add two numbers using BCD number.
- 3. It carry is generated add carry to the result. otherwise find the 9's complement.

Subtraction using 10's complement.

- 1. Find the 10's complement of the negative number.
- 2. Add using BCD addition.
- 3. It carry is not generated find the wis comp. of the result.

DECODERS:

* A decoder is a multiple-unput, multiple output logic cucuits which converts coded input into coded outputs, where the caput and output codes are different.

* The input code generally has tewer bits than the output codes.

* One to one mapping from input code words to " A cucuit which output code word.

Input = n; output = 22. is capable of General structure of the Decoder Converting a Cod duode

n data Devoder _ \Rightarrow 2 outputs. inpuls 1 n:2" Enable _ inpuls

Binary decoder:

* A decoder which has an n-bit binary input code and a one activated output out of 2" output code is called benary decoder.

* used to activate exactly one of 2" outpuls based on n-bit caput value.

Example: 2:4 Decoder.

No of inputs = 2 (A/B)

No. of outputs = 2 = 4 (41/4243 44)

FN - Fnable to all gates.


ીંજ	uth .	tabl	<u>e</u>				A B
FN	A	В	yı	42	પુક	Y4 .	$ \hat{A} $ $ \hat{B} $ $ \hat{A} $ $ \hat{B} $ $ \hat{A} $
0	×	×	0	O	O	0	
1	O	0	1	0	0	0	y ₂ = ÂB
i	0	1	0	1	Ð	O	y ₃ -A B
1	1	0	0	0	ı	0	y4= AB
Ì	. 1	1	0	O	0	•	
							EN
							214 decoder.

Draw the curcuit for 3:8 decoder and explain

No of outputs = $\frac{3}{3}$ = $\frac{8}{5}$ FN - To all the gates.

Touth table. yy y3 B C y, FN A χ O O X X O Ø O O O O O O İ • ł ı O O

EN- Enable bits




code Converter. also called as Decoders are

- 1. Binary Gray Decoder
- 2. BCD decimal Decoder.
- 3. BcD 8 even segment Decoder.

Binary - Gray Decoder.

Decimal	Binary	Gray
0	6,628 By 0000	9000 4
1	0001	0001
2	0010	0011
3	0011	0010
н	0100	0110
5	0101	0111
Ь	0110	0101
7,	0111	0100
8	1000	1100
9	1001	1101
10	1010	1111
11	1011	1110
12	1100	1010
13	HOI	1011
14	IIID	1001





Binand OFER 1 0001

GI = BI


Burary 00000 0011 gray

 $G_2 = \overline{B_1B_2} + \overline{B_1B_2}$ $= B_1 \oplus B_2$






= B3 1 B4.



Binary BCD Converter:


В	Binary BCD Code						Bisary Code			BCD Code.							
D	C	В	A	By	B	82	В,	Bo	D	C	В	A	BA	Вз	B ₂	Bı	Вь
0	0	O	0		0	0	0	0	1	1	0	0	1 4	Ŋ	O	1	n
0	0	0	1		Ø	0	0	1	ł		0	ì		AS)	n		1
0	0	1	0		0	O	1	O	1		1	n n	ľ	O			
0	0	1	1		O	O	1]	1		1		1	0	1	0	0
0	1	0	0		0	l	0	0	ļ 		1	.	1	-0	The second second	U	•
0	١	D	1		Ö	1	0							,		er con man er scalan	th service of a glumping
0	1	1	0		V	1	! ! !	0		⊘n el		01	10	ab	tu	100) [
Λ		ì	ì		0	•				0,0	L(X,	0 (, 0			\a	,


BCO valid till '9' 0110 79 and



B3 B2 8	180 00	01	tt	10
00		11	D	O
0(J	1	0	0
11	×	×	X	X
01	J	1	×	*
_		Δ.	- 50	<u> </u>

B = BIBH + BIBH.







C = By B2 + B2 B, + B2 B1 B4

tor D


BH21







D = B4B3

D = BHB3 + BHB3 B, + BAB3 B2





Logic Circuit.



BCD - Binary Code Converter


Encoders:

It performs the invert operation of decoder.

It has 2 Input lines and in output lines.

The output lines generate the bunary code

Corresponding to up ut value.



 $n = no \cdot of inputs$ $n_{-1} = select lines$ $2^{n}_{-1} = oata lines$

* "An encoder is a device whose inputs are decimal digits and/ox alphabetic characters and whose outputs are the coded representation of those inputs."

* Fricoding is the uprocess of Converting familiar numbers or symbols into a coded format.

If which is activated at a given time, and produces an N-bit output code depending on which input is activated

Example

if there are M inputs and N outputs.

Normally the inputs are active low except one.

Decimal to BCD Encoder:

* It has iD Input lines and 4 output lines.

* The BCD code is listed in the truth table.


and from this we can determine the relationship between each BCD bit and the decimal digit.

* There is no explicit input for a decimal 0.

* The BCD output is 0000 when the decimal unputs 1-9 are all 0.

Logic symbol.

Truth Table.




$A_0 =$	DIT	D3+	P5+	D7+	Dq	
---------	-----	-----	-----	-----	----	--

A3= D8+ D9,

Deci ⁿ	nal uts	A3	CD A2	OIP AI	Αo
Do	0	O	0	0	0
PI	1	0	0	0	i
D ₂	2	0	0	1	0
Pg	3	0	O	1	1
04	4	0	1		
D ₅	5	0	1	0	0
Db	Ь	O		1	D
Dy	7	0	1	1	1
Dg	8		0	0	O
Dq	9	1	0	0	

Decimal Inputs



BCD outputs.

Octal to Bunary Encoder

* 8 input lines, 3 output lines and produces a 3-bit output code corresponding to the activated input.

firer time, otherwise the circuit is meaningless.

Touth Table.

from truth table

octo di	al Zits	١.	Bin A)	ary Ao	$A_0 = D_1 + D_3 + D_5 + D_7$ $A_1 = D_2 + D_3 + D_6 + D_7$
Do	0	0	0	o	A2 = D4+D5+D6+D7 P, P2 P3 P4 P-12 P4
D)	0	0	1	
D ₂	2	0	1	0	A o
P ₃	3	0	1	ı	A PAI
Pat	4	ĵ	D	D	
A5	5)	0	1	P ₂
Pb	ь	,	1	0	Here Do is not available in any
Dy	7	1	ì		expression so Po > Don't care.

PRIORITY ENCODER:

* The energies discussed so for will operate Correctly provided that one and only one decimal input is high at any given time.

igh at the same time.

A priority encoder is a logic cucuit that responds to just one input in accordance with some priority System, among all those that may be simultaneously high.

The priority will be based on the magnitude Ob the input, whichever is the largest is the one that is encoded.

Example 4-bit Priority Encoder.

	In	puls	output				
Do	D,	Da	Dg	A	В	٧	
0	0	0	0	×	×	0	
01	0	O	Ö	D	0	1	
×	•	O	O	0	١	١	
×	×		0	1	0	ŧ	
×	x	×	1	ì	1	1	

from the Touth touble $A = D_3 + D_2$ Bro Dut V = Dot Dit D2+ D2

* Higher the subscript number, higher the Priority of the unput.

* SO, Do has the highest priority.

Do has the lowest priority.

* when D3 is high regardless of Other inputs, Output is 11.


* Do has the next priority; Do=0, Do=1 Output is 10

r the output for D1 is generated only it higher proonity unputs are zero

v => Valid output indicators.

A, B=) two Outputs.

If all inputs are 0, V=0, A1B not used. $V\rightarrow$ indicates, one or more of the inputs are equal to 1



MULTIPLEXERS! (Data Selector)

There are two types of multiplexing 1. Time multiplexing. 2. Frequency multiplexing.


Time multiplexing! At any given time, one and only one device is using the line. since each device is given specific time intervals to use the line.

frequency multiplexing: several devices share a common line by transmitting at different frequencies.

accepte several data inputs and allows only one of them at a time to get through to the output.

* The routing of the descred data input to the output is controlled by select inputs.

functional diagram of Multiplexer.



* inputs and outputs are drawn as large aerous to indicate that they may Constitute one or more output signal lines.


27 - unput lines

lect n - select lines whose bit input. Combinations deturnine which input is selected.

Operation:

It acts like a digitally Controlled multifosition switch. The digital code applied to the select inputs determines which data inputs will be switched to the outputs.


sources and transmits the selected data to a single output channel. Called Multiplexing".



Example 1. 2:1 Multiplexer

Inputs = a' = aoutput = 1

select lines = 1




Touth Table.

F	S	У
1	0	Do
		Di
0	×	0

Working!

(1) when F=0; O|P Y=0 irrespective of I|P the cucuit works only when F=1.

* when s=0, the inverted s, that is I gets applied as second input to first AND gate. Since s is applied directly as input to second AND gate; its Output goes know is respective of first input.



olp is Y = DoSince Ilp of Hisst AND gate is 1.


If 8=1, second input of first and gate is 0 and second uput of second gate is 1 so Output is $Y=D_1$


Expression of the Logic circuit is $y = D_0 \overline{SF} + D_1 \overline{SF}$

Touth table for 211 Mux.

F	S	D,	Po	У	
1	0	×	0	0	
1	0	×	1	1	FSDo
	1	.0	×	0	
·	1	1	*	-1	FSD ₁
0	·×	×	Х	Ø	

A:1 Multiplexer:






F	3,	So	У
1	0	O	Do
1	0	1	P,
1	1	0	P2
1	1	1	DB
D	×	$\mid \times \mid$	0


when $S_1S_0 = 00$ And gate associated with data input P_0 has two of its $\mathcal{I}|p$ equal to 1 and thisd $\mathcal{I}|p$ in P_0

The other three AND gates have at least one Ip = 0 which makes their op = 0.

The OR gate $O|P = P_0$, P_0 is routed to the Dupat y when $S_1S_0 = 00$.









				₁	
S_2	S,	٤	30	Y	
O	0	(2	Do	
0	O		١	Di	
0	1	C)	02	
0	1		1	D3	
1	0		0	Dy	
1	. 6	כ	1	05	THE REAL PROPERTY AND ADDRESS OF THE PARTY AND
	1		0	Db	
ļ.		1	1	07	_
				•	

Logic diagram of 8:1 Mux.



Example: 1. Design 16:1 Mux wang 8:1 Mux.




* S₁, S₂, S₀ are the select lines of two multiplexes connected in sparallel.

* Connect most significant select lines such that when 3z=0 MUXI is Enabled and 3z=1, MUX2 is Enabled.

* OIP of both mux are added and trial

2. Design 16:1 Mux wring 4:1 Mux.




32:1 multiplexes using 3. Draw mux. Iis Iì4 030 MUX2 16:1 Rs. I, S3 8251 So Dir I_{l} Du 2:1 MUX Y output Io S2 Si So I153 DIS S D₁₄ **114** NUXI SH Y 19:1 02 .12

II,


 $D_{\mathbb{Q}}$

4. Draw 64:1 Multiplexer tree wing 16:1 Mux



Implement the given function using multiplexed $f(x,y,z) = \xi(0,2,6,7)$ | Logic 1 for 0,2,6,7 | Logic 1 | Logic 0 for 1,3,5,4 | $\frac{2}{5}$ & $\frac{8!1}{6}$ & $\frac{6}{7}$ & $\frac{8}{7}$ & $\frac{8}{7}$ & $\frac{1}{7}$
6. Implementation of following Boolean function using 4:1 mux.

 $f(A|B|C) = \pm m(1/3)56$ logic 1 for 1/3/56 logic 0 for 0/2/4/7 A O D 2 B
A A B B B 7



Implementation table

_ * It minterms in a Column F are not circled 0 is applied.

* It both are circled ! is applied

* It now a 'n encircled A is applied.


* It row I is encircled A is applied.

Note! Implementation table is drawn by the Condition that

Complemented torm.

uncomplemented term.

I. Implement the tollowing Boolean function using 4:1 mux $F(A,B,C,D) = \leq m(O,1,2,416,9,12,14),$ Implementation table.



8. Implement the following function using 8:1 mux.

FCAIBICID) = ABD + ACD + BCD + ACD.

Solution:


To standard Sop form


- = ABD(C+E) + ACD(B+B)+BCD(A+A)+AED(B+B)
- = ABDC +ABCD + ABCD + ABCD + ABCD + ABCD + ABCD + ABCD
- ABCD + ABCD + ABCD + ABCD + ABCD + ABCD + ABCD + ABCD .

Truth Table:

AB CD 0000 ABED 1 0001 0010 ABCD 0011 ABED 0100 ABED 0101 ABCD 0110 011) 1000 1001 9 1010 to ABCD (M) 1011 1100 12 1101 13 1110 14 **(5)** ABCD 111)

Implementation table






q. Implement the tollowing Boolean function with 8:1mmx FCA, B, C,D) = TM (0,3,5,8,9,10,12,14).

Implementation Table

			,				_		
	0	Ā	Ā	A	Ā	A	Ā	1	i
c	Do	DI	D2	Da	Dy	05	Pb	D7	
Ā	0	0	(2)	3	4	ي	6	9	ĺ
A	8	9	to	1	12	(3)	14	(5)	
'' '							•		


Note: Here the terms whichever not in the function is enciocled because of Pos function.



10) Implement with 8:1 mux f(A,B,C,D) = 2mC0/2/6/10/11/12/13)+d(3/8/14). don't care = 1

Implementation table

							+	1	
	0	D,	P2	D3	.D4	Os	Po	Dy	
	0		(2)	(3)	4	5	b	7	-
A	0	9	(fg)	(F)	(12)	(13)	19	15	
A	(8)	7 0		1	Λ	<u>.</u> A	<u>. </u>	0	
	ļ	U	T.	}	, n	• •			



e A

.

.


DEMULTIPLEXER [DATA DISTRIBUTORS]

* Performs the reverse operation; it takes a Bingle input and distributes it over several outputs.

* De multiplexer is valled as data distributors, since it transmits the same data to different destinations.

* The select input code determines the output dine to which the input data will be teansmitted.

functional diagram of Demultiplexer.




(1) 1:4 DEMUX.

* Single input variables Din has a path to all tour outputs, but the input information is directed to only one of the output lines depending on the select inputs.

& Fnable uput should be high to enable demux.

* The two select lines so and s, enable Only one gate at a time, the data appearing On the input line will pass through the selected gate to the associated output line.




functional table of 1:4 demultiplexer

Selec	t Code	output				
S ₁	So	೦ ₃	0,	0	0	
O	0	Pin	0	0	0	
0	. 1	0	O	ည်က	0	
1	D	O	Dဖ်ာ	Ð	٥	
		Din	۵	0	0	

1:8 Demultiplexer:

Din is given to all the AND gates
Only one of these gates will be enabled
by the select input lines


No. of select lines is three, So, S_i and S_{2} .




Truth Table:


	_										_
ſ	S	select Code			utpu						
4	S_2		So	0,	06	05	04	03	02		90
	0	0	0		0	0	0	0	0	0	Din
	0	0	1	0	0	0	0	0	0	Din	0
	0		0	0	0	0	0	0	Dùn	0	0
	0	1	1	0	0	0	0	Din	0	0	0
	1	0	0	0	0	0	Din	0	0	0	0
	1	0	1	0	0	Din	0	0	0	0	0
	1	1	0	0	Din	0	0	0	0	0	0
ļ	١	1	1	Din	0	0	0	0	C		0
	α.									4	

1. Design 1:8 demux using two 1:4 demux.



2. Implement 1:16 de mux using 1:4 Demux.






Logic diagram of
1:16 Demux.

3. Implementation of bull subtractor using Demuze.


Truth table

A	В	c	Sub	Boul
0	0	0	0	0
0	0	1	1	
0	ì	O	1	·
0)	1	б	1
1	D	٥	1	0
1	0	. (0	0
1	1	O	0	0
1	1		1	
	,	!		•

* with Pin=1, demux gives the minterms at the olp by ORing required minterms



Implement the following function using De muk. FICAIBIC) = &mlo1317) felA1B10) = 2m(112,5).



Applications of De-multiplexen.

- 1. It can be used as decoder
- 2. It can be used as deta distributor
- 3. It is used in time division multiplexing at the receiving end as a data seperator.
- A. It can be used to implement Boolean Expressions.

Magnitude Comparator:

Comparator is a special Combinational Circuit designed primarily to Compare the relative magnitude of two bunary numbers.

n bit binary numbers as input A and B.

The outputs are A>B, A<B, A=1.

Depending upon the relative magnitude of the two number, one of the outputs will be high. Design a two bit Comparator using gates.

1							A7B
	Inp	outs		0	utputs		AAD BIBO
Aı	Ao	B	Bo	ATB	A =8	ACB	
O	0	0	0	O	. I	0	1000
0	0	0		O	0		
D	0		0	0	0		1100
0	0		•	0	0	A CONTRACTOR OF THE CONTRACTOR	AZB = AOB, BO+ BAI+
0	1	0	0	1	0	o	A _I A _B _I B _C
0	1	O	1	o	1	0	1 0 0 0
0	1	١	0	0	0		0 1 0 0
0	Ì	1	ì	o	0		0010
	0	0	0			0	0001
					0		$= \overrightarrow{D_1} \overrightarrow{A_0} \overrightarrow{B_1} \overrightarrow{B_0} + \overrightarrow{A_1} \overrightarrow{A_0} \overrightarrow{B_1} \overrightarrow{B_0}$
	0	O	1		0	0	A I AOBIBO + A IAO
1	0	1	0	0	ŧ	0	AIAOBIBO+AIAOBI) BIBO BO BO (AIOBI)
1	0	1	1	0	0	1	0 1 1
1	1	٥	0	l	O	D	0 0 1
1	1	0	1	1	0	0	0 0 0 0
	1	1	0	1	0	0	0 0 10
1	ı	1)	0	ì	D	A, Ao Bo+ Ao BIBo+

