# 实验报告七

PB14000556 陈晓彤

实验题目:设计一个流水线 CPU 并成功运行测试程序

实验要求: 基本要求

0分(百分制), 自行设计一个多周期 MIPS CPU, 包含 16条指令, 指令集见下页。

扩展要求

在 16 条的基础上, 每增加 1 条指令, +1 分

实现中断功能, +6~10分

实现流水, +12~20分

实现下载, +6~10分

#### 设计思路:

计划实现流水线,和 40 条左右的指令数

基本流水线实现分五段:IF(Instruction Fetch) ID(Instruction Decode) EX(execute) MEM(memory) WB(write back) 和段寄存器 IF-ID ID-EX EX-MEM MEM-WB 来保存一些控制信号

另外,为实现乘法指令的结果保存,需要加 hilo 模块,而且为保证消除数据、指令相关等以保证流水线运行正确,需要加 ctrl 模块产生 stall 信号;ld 指令的数据相关还需另外处理,所以要加上 delayslot 保存指令

为缩短调试时间,不采用 ip 核实现指令和数据存储器,而直接使用模块仿真(模块中用寄存器组实现)

## 源代码:

"header.v"

//全局

`define RstEnable 1'b1

`define RstDisable 1'b0

`define ZeroWord 32'h00000000

`define WriteEnable 1'b1

`define WriteDisable 1'b0

`define ReadEnable 1'b1

'define ReadDisable 1'b0

'define AluOpBus 7:0

'define AluSelBus 2:0

`define InstValid 1'b0

`define Instlnvalid 1'b1

'define Stop 1'b1

'define NoStop 1'b0

`define InDelaySlot 1'b1

`define NotInDelaySlot 1'b0

'define Branch 1'b1

`define NotBranch 1'b0
`define True\_v 1'b1
`define False\_v 1'b0
`define ChipEnable 1'b1
`define ChipDisable 1'b0

### //指令

`define EXE\_AND 6'b100100
`define EXE\_OR 6'b100101
`define EXE\_XOR 6'b100110
`define EXE\_NOR 6'b100111
`define EXE\_ANDI 6'b001100
`define EXE\_ORI 6'b001101
`define EXE\_XORI 6'b001110
`define EXE\_LUI 6'b001111

`define EXE\_SLL 6'b000000
`define EXE\_SLLV 6'b000100
`define EXE\_SRL 6'b000010
`define EXE\_SRLV 6'b000110
`define EXE\_SRA 6'b000011
`define EXE\_SRAV 6'b000111
`define EXE\_SYNC 6'b001111
`define EXE\_SYNC 6'b110011

'define EXE\_MOVZ 6'b001010
'define EXE\_MOVN 6'b001011
'define EXE\_MFHI 6'b010000
'define EXE\_MTHI 6'b010001
'define EXE\_MFLO 6'b010010
'define EXE\_MTLO 6'b010011

`define EXE\_SLT 6'b101010
`define EXE\_SLTU 6'b101011
`define EXE\_SLTI 6'b001010
`define EXE\_SLTIU 6'b001011
`define EXE\_ADD 6'b100000
`define EXE\_ADDU 6'b100001
`define EXE\_SUB 6'b100010
`define EXE\_SUBU 6'b100011
`define EXE\_ADDI 6'b001000
`define EXE\_ADDIU 6'b001001
`define EXE\_ADDIU 6'b001001
`define EXE\_ADDIU 6'b100000

#### `define EXE\_CLO 6'b100001

`define EXE\_MULT 6'b011000
`define EXE\_MULTU 6'b011001
`define EXE\_MUL 6'b000010
`define EXE\_MADD 6'b000000
`define EXE\_MADDU 6'b000001
`define EXE\_MSUB 6'b000100
`define EXE\_MSUBU 6'b000101

`define EXE\_J 6'b000010

`define EXE\_JAL 6'b000011

`define EXE\_JALR 6'b001001

`define EXE\_JR 6'b001000

`define EXE\_BEQ 6'b000100

`define EXE\_BGEZ 5'b00001

`define EXE\_BGEZAL 5'b10001

`define EXE\_BGTZ 6'b000111

`define EXE\_BLEZ 6'b000100

`define EXE\_BLTZ 5'b10000

`define EXE\_BLTZAL 5'b10000

`define EXE\_BLTZAL 5'b10000

`define EXE\_LB 6'b100000
`define EXE\_LBU 6'b100100
`define EXE\_LH 6'b100001
`define EXE\_LH 6'b100101
`define EXE\_LL 6'b110000
`define EXE\_LW 6'b100011
`define EXE\_LWL 6'b100010
`define EXE\_LWR 6'b100110
`define EXE\_SB 6'b101000
`define EXE\_SC 6'b111000
`define EXE\_SH 6'b101001
`define EXE\_SW 6'b101011
`define EXE\_SWL 6'b101010
`define EXE\_SWL 6'b101110

`define EXE\_NOP 6'b000000

`define EXE\_SPECIAL\_INST 6'b000000
`define EXE\_REGIMM\_INST 6'b000001

#### //AluOp

'define EXE\_AND\_OP 8'b00100100
'define EXE\_OR\_OP 8'b00100101
'define EXE\_XOR\_OP 8'b00100110
'define EXE\_NOR\_OP 8'b00100111
'define EXE\_ANDI\_OP 8'b01011001
'define EXE\_ORI\_OP 8'b01011010
'define EXE\_XORI\_OP 8'b01011011
'define EXE\_LUI\_OP 8'b01011100

`define EXE\_SLL\_OP 8'b01111100
`define EXE\_SLLV\_OP 8'b00000100
`define EXE\_SRL\_OP 8'b00000010
`define EXE\_SRLV\_OP 8'b00000110
`define EXE\_SRA\_OP 8'b00000011
`define EXE\_SRAV\_OP 8'b00000111

'define EXE\_MOVZ\_OP 8'b00001010
'define EXE\_MOVN\_OP 8'b00001011
'define EXE\_MFHI\_OP 8'b00010000
'define EXE\_MTHI\_OP 8'b00010010
'define EXE\_MFLO\_OP 8'b00010011

`define EXE\_SLT\_OP 8'b00101010
`define EXE\_SLTU\_OP 8'b00101011
`define EXE\_SLTI\_OP 8'b01010111
`define EXE\_SLTIU\_OP 8'b01011000
`define EXE\_ADD\_OP 8'b00100000
`define EXE\_ADDU\_OP 8'b00100001
`define EXE\_SUB\_OP 8'b00100011
`define EXE\_SUBU\_OP 8'b01010101
`define EXE\_ADDI\_OP 8'b01010110
`define EXE\_ADDIU\_OP 8'b01010110
`define EXE\_CLZ\_OP 8'b10110000
`define EXE\_CLO\_OP 8'b10110001

`define EXE\_MULT\_OP 8'b00011000
`define EXE\_MULTU\_OP 8'b00011001
`define EXE\_MUL\_OP 8'b10101001
`define EXE\_MADD\_OP 8'b10100110
`define EXE\_MADDU\_OP 8'b10101000

`define EXE\_MSUB\_OP 8'b10101010
`define EXE\_MSUBU\_OP 8'b10101011

`define EXE\_J\_OP 8'b01001111
`define EXE\_JAL\_OP 8'b01010000
`define EXE\_JALR\_OP 8'b00001001
`define EXE\_JR\_OP 8'b00001000
`define EXE\_BEQ\_OP 8'b01010001
`define EXE\_BGEZ\_OP 8'b01000001
`define EXE\_BGEZAL\_OP 8'b01010101
`define EXE\_BLEZ\_OP 8'b01010011
`define EXE\_BLEZ\_OP 8'b01000000
`define EXE\_BLTZ\_OP 8'b01001010
`define EXE\_BLTZAL\_OP 8'b01010010

`define EXE\_LB\_OP 8'b11100000 'define EXE LBU OP 8'b11100100 `define EXE\_LH\_OP 8'b11100001 `define EXE\_LHU\_OP 8'b11100101 `define EXE\_LL\_OP 8'b11110000 `define EXE\_LW\_OP 8'b11100011 'define EXE LWL OP 8'b11100010 `define EXE\_LWR\_OP 8'b11100110 `define EXE\_PREF\_OP 8'b11110011 `define EXE\_SB\_OP 8'b11101000 `define EXE\_SC\_OP 8'b11111000 `define EXE\_SH\_OP 8'b11101001 `define EXE\_SW\_OP 8'b11101011 `define EXE\_SWL\_OP 8'b11101010 `define EXE\_SWR\_OP 8'b11101110 `define EXE\_SYNC\_OP 8'b00001111

'define EXE\_NOP\_OP 8'b00000000

#### //AluSel

`define EXE\_RES\_LOGIC 3'b001
`define EXE\_RES\_SHIFT 3'b010
`define EXE\_RES\_MOVE 3'b011
`define EXE\_RES\_ARITHMETIC 3'b100
`define EXE\_RES\_MUL 3'b101
`define EXE\_RES\_JUMP\_BRANCH 3'b110
`define EXE\_RES\_LOAD\_STORE 3'b111

```
//指令存储器 inst_rom
`define InstAddrBus 31:0
`define InstBus 31:0
`define InstMemNum 131071
`define InstMemNumLog2 17
//数据存储器 data_ram
`define DataAddrBus 31:0
`define DataBus 31:0
`define DataMemNum 131071
`define DataMemNumLog2 17
`define ByteWidth 7:0
//通用寄存器 regfile
`define RegAddrBus 4:0
`define RegBus 31:0
`define RegWidth 32
`define DoubleRegWidth 64
`define DoubleRegBus 63:0
'define RegNum 32
`define RegNumLog2 5
'define NOPRegAddr 5'b00000
 "cpu.v"
`include "header.v"
module cpu(
    input
             clk,
    input
             rst
);
    wire ['InstAddrBus] pc;
    wire ['InstAddrBus] id_pc_i;
    wire [`InstBus] id_inst_i;
    wire [`RegBus] rom_data_i;
    wire rom_ce_o;
  //连接数据存储器 data_ram
    wire [`RegBus] ram_data_i;
    wire [`RegBus] ram_addr_o;
    wire [`RegBus] ram_data_o;
    wire ram_we_o;
    wire [3:0] ram_sel_o;
```

```
wire [3:0] ram_ce_o;
//连接译码阶段 ID 模块的输出与 ID/EX 模块的输入
wire [`AluOpBus] id_aluop_o;
wire [`AluSelBus] id_alusel_o;
wire [`RegBus] id_reg1_o;
wire [`RegBus] id_reg2_o;
 wire id_wreg_o;
wire [`RegAddrBus] id_wd_o;
wire id_is_in_delayslot_o;
wire [`RegBus] id_link_address_o;
wire [`RegBus] id_inst_o;
//连接 ID/EX 模块的输出与执行阶段 EX 模块的输入
wire [`AluOpBus] ex_aluop_i;
wire [`AluSelBus] ex_alusel_i;
 wire [`RegBus] ex_reg1_i;
wire [`RegBus] ex_reg2_i;
wire ex wreg i;
wire [`RegAddrBus] ex_wd_i;
wire ex_is_in_delayslot_i;
wire ['RegBus] ex_link_address_i;
wire [`RegBus] ex_inst_i;
//连接执行阶段 EX 模块的输出与 EX/MEM 模块的输入
wire ex_wreg_o;
wire [`RegAddrBus] ex_wd_o;
wire [`RegBus] ex_wdata_o;
wire [`RegBus] ex_hi_o;
wire [`RegBus] ex_lo_o;
 wire ex_whilo_o;
wire ['AluOpBus] ex_aluop_o;
wire [`RegBus] ex_mem_addr_o;
wire [`RegBus] ex_reg1_o;
wire [`RegBus] ex_reg2_o;
//连接 EX/MEM 模块的输出与访存阶段 MEM 模块的输入
wire mem_wreg_i;
 wire [`RegAddrBus] mem_wd_i;
 wire [`RegBus] mem_wdata_i;
 wire [`RegBus] mem_hi_i;
 wire [`RegBus] mem_lo_i;
wire mem_whilo_i;
 wire [`AluOpBus] mem_aluop_i;
 wire ['RegBus] mem_mem_addr_i;
```

```
wire [`RegBus] mem_reg1_i;
  wire ['RegBus] mem_reg2_i;
  //连接访存阶段 MEM 模块的输出与 MEM/WB 模块的输入
  wire mem_wreg_o;
  wire [`RegAddrBus] mem_wd_o;
  wire [`RegBus] mem_wdata_o;
  wire [`RegBus] mem_hi_o;
  wire [`RegBus] mem_lo_o;
  wire mem_whilo_o;
  wire mem_LLbit_value_o;
  wire mem_LLbit_we_o;
  //连接 MEM/WB 模块的输出与回写阶段的输入
  wire wb_wreg_i;
  wire [`RegAddrBus] wb_wd_i;
  wire [`RegBus] wb_wdata_i;
  wire [`RegBus] wb_hi_i;
  wire [`RegBus] wb_lo_i;
  wire wb_whilo_i;
  wire wb_LLbit_value_i;
  wire wb_LLbit_we_i;
 //连接译码阶段 ID 模块与通用寄存器 Regfile 模块
 wire reg1_read;
 wire reg2_read;
 wire [`RegBus] reg1_data;
 wire [`RegBus] reg2_data;
 wire [`RegAddrBus] reg1_addr;
 wire ['RegAddrBus] reg2_addr;
 //连接执行阶段与 hilo 模块的输出,读取 HI、LO 寄存器
  wire [`RegBus] hi;
  wire ['RegBus] lo;
//连接执行阶段与 ex_reg 模块,用于多周期的 MADD、MADDU、MSUB、MSUBU 指令
  wire ['DoubleRegBus] hilo_temp_o;
  wire [1:0] cnt_o;
  wire ['DoubleRegBus] hilo_temp_i;
  wire [1:0] cnt_i;
  wire is_in_delayslot_i;
  wire is_in_delayslot_o;
```

```
wire next_inst_in_delayslot_o;
  wire id_branch_flag_o;
  wire ['RegBus] branch_target_address;
  wire [5:0] stall;
  wire stallreq_from_id;
  wire stallreq_from_ex;
//pc_reg 例化
  pc_reg pc_reg0(
       .clk(clk),
       .rst(rst),
       .stall(stall),
       .branch_flag_i(id_branch_flag_o),
       .branch_target_address_i(branch_target_address),
       .pc(pc),
       .ce(rom_ce_o)
  );
//指令存储器 inst_rom 例化
  inst_rom inst_rom0(
       .ce(rom_ce_o),
       .addr(pc),
       .inst(rom_data_i)
  );
//IF/ID 模块例化
  if_id if_id0(
       .clk(clk),
       .rst(rst),
       .stall(stall),
       .if_pc(pc),
       .if_inst(rom_data_i),
       .id_pc(id_pc_i),
       .id_inst(id_inst_i)
  );
  //译码阶段 ID 模块
  id id0(
       .rst(rst),
       .pc_i(id_pc_i),
       .inst_i(id_inst_i),
       .ex_aluop_i(ex_aluop_o),
```

```
.reg1_data_i(reg1_data),
      .reg2_data_i(reg2_data),
    //处于执行阶段的指令要写入的目的寄存器信息
      .ex_wreg_i(ex_wreg_o),
      .ex_wdata_i(ex_wdata_o),
      .ex_wd_i(ex_wd_o),
    //处于访存阶段的指令要写入的目的寄存器信息
      .mem_wreg_i(mem_wreg_o),
      .mem_wdata_i(mem_wdata_o),
      .mem_wd_i(mem_wd_o),
     .is_in_delayslot_i(is_in_delayslot_i),
      //送到 reafile 的信息
      .reg1_read_o(reg1_read),
      .reg2_read_o(reg2_read),
      .reg1_addr_o(reg1_addr),
      .reg2_addr_o(reg2_addr),
      //送到 ID/EX 模块的信息
      .aluop_o(id_aluop_o),
      .alusel_o(id_alusel_o),
      .reg1_o(id_reg1_o),
      .reg2_o(id_reg2_o),
      .wd_o(id_wd_o),
      .wreg_o(id_wreg_o),
      .inst_o(id_inst_o),
      .next_inst_in_delayslot_o(next_inst_in_delayslot_o),
      .branch_flag_o(id_branch_flag_o),
      .branch_target_address_o(branch_target_address),
      .link_addr_o(id_link_address_o),
      .is_in_delayslot_o(id_is_in_delayslot_o),
      .stallreq(stallreq_from_id)
//通用寄存器 Regfile 例化
  regfile regfile1(
      .clk(clk),
      .rst(rst),
```

);

```
.we(wb_wreg_i),
     .waddr(wb_wd_i),
     .wdata(wb_wdata_i),
     .re1(reg1_read),
     .raddr1(reg1_addr),
     .rdata1(reg1_data),
     .re2(reg2_read),
     .raddr2(reg2_addr),
     .rdata2(reg2_data)
);
//ID/EX 模块
id_ex id_ex0(
     .clk(clk),
     .rst(rst),
     .stall(stall),
     //从译码阶段 ID 模块传递的信息
    .id_aluop(id_aluop_o),
     .id_alusel(id_alusel_o),
     .id_reg1(id_reg1_o),
     .id_reg2(id_reg2_o),
     .id_wd(id_wd_o),
    .id_wreg(id_wreg_o),
     .id_link_address(id_link_address_o),
     .id_is_in_delayslot(id_is_in_delayslot_o),
     .next_inst_in_delayslot_i(next_inst_in_delayslot_o),
     .id_inst(id_inst_o),
     //传递到执行阶段 EX 模块的信息
     .ex_aluop(ex_aluop_i),
     .ex_alusel(ex_alusel_i),
     .ex_reg1(ex_reg1_i),
     .ex_reg2(ex_reg2_i),
     .ex_wd(ex_wd_i),
     .ex_wreg(ex_wreg_i),
     .ex_link_address(ex_link_address_i),
     .ex_is_in_delayslot(ex_is_in_delayslot_i),
     .is_in_delayslot_o(is_in_delayslot_i),
     .ex_inst(ex_inst_i)
);
```

```
ex ex0(
    .rst(rst),
    //送到执行阶段 EX 模块的信息
    .aluop_i(ex_aluop_i),
    .alusel_i(ex_alusel_i),
    .reg1_i(ex_reg1_i),
    .reg2_i(ex_reg2_i),
    .wd_i(ex_wd_i),
    .wreg_i(ex_wreg_i),
    .hi_i(hi),
    .lo_i(lo),
    .inst_i(ex_inst_i),
   .wb_hi_i(wb_hi_i),
   .wb_lo_i(wb_lo_i),
   .wb_whilo_i(wb_whilo_i),
   .mem_hi_i(mem_hi_o),
   .mem_lo_i(mem_lo_o),
   .mem_whilo_i(mem_whilo_o),
   .hilo_temp_i(hilo_temp_i),
   .cnt_i(cnt_i),
   .link_address_i(ex_link_address_i),
    .is_in_delayslot_i(ex_is_in_delayslot_i),
  //EX 模块的输出到 EX/MEM 模块信息
    .wd_o(ex_wd_o),
    .wreg_o(ex_wreg_o),
    .wdata_o(ex_wdata_o),
    .hi_o(ex_hi_o),
    .lo_o(ex_lo_o),
    .whilo_o(ex_whilo_o),
    .hilo_temp_o(hilo_temp_o),
    .cnt_o(cnt_o),
    .aluop_o(ex_aluop_o),
    .mem_addr_o(ex_mem_addr_o),
    .reg2_o(ex_reg2_o),
    .stallreq(stallreq_from_ex)
```

```
);
//EX/MEM 模块
ex_mem ex_mem0(
      .clk(clk),
      .rst(rst),
     .stall(stall),
      //来自执行阶段 EX 模块的信息
      .ex_wd(ex_wd_o),
      .ex_wreg(ex_wreg_o),
      .ex_wdata(ex_wdata_o),
      .ex_hi(ex_hi_o),
      .ex_lo(ex_lo_o),
      .ex_whilo(ex_whilo_o),
      .ex_aluop(ex_aluop_o),
      .ex_mem_addr(ex_mem_addr_o),
      .ex_reg2(ex_reg2_o),
      .hilo_i(hilo_temp_o),
      .cnt_i(cnt_o),
      //送到访存阶段 MEM 模块的信息
      .mem_wd(mem_wd_i),
      .mem_wreg(mem_wreg_i),
      .mem_wdata(mem_wdata_i),
      .mem_hi(mem_hi_i),
      .mem_lo(mem_lo_i),
      .mem_whilo(mem_whilo_i),
      .mem_aluop(mem_aluop_i),
      .mem_mem_addr(mem_mem_addr_i),
      .mem_reg2(mem_reg2_i),
      .hilo_o(hilo_temp_i),
      .cnt_o(cnt_i)
 );
//MEM 模块例化
  mem mem0(
```

```
.rst(rst),
    //来自 EX/MEM 模块的信息
    .wd_i(mem_wd_i),
    .wreg_i(mem_wreg_i),
    .wdata_i(mem_wdata_i),
    .hi_i(mem_hi_i),
    .lo_i(mem_lo_i),
    .whilo_i(mem_whilo_i),
    .aluop_i(mem_aluop_i),
    .mem_addr_i(mem_mem_addr_i),
    .reg2_i(mem_reg2_i),
    //来自 memory 的信息
    .mem_data_i(ram_data_i),
    //送到 MEM/WB 模块的信息
    .wd_o(mem_wd_o),
    .wreg_o(mem_wreg_o),
    .wdata_o(mem_wdata_o),
    .hi_o(mem_hi_o),
    .lo_o(mem_lo_o),
    .whilo_o(mem_whilo_o),
    //送到 memory 的信息
    .mem_addr_o(ram_addr_o),
    .mem_we_o(ram_we_o),
    .mem_sel_o(ram_sel_o),
    .mem_data_o(ram_data_o),
    .mem_ce_o(ram_ce_o)
//数据存储器 data_ram 例化
data_ram data_ram0(
    .clk(clk),
    .ce(ram_ce_o),
    .we(ram_we_o),
    .sel(ram_sel_o),
    .addr(ram_addr_o),
    .data_i(ram_data_o),
    .data_o(ram_data_i)
```

);


);

```
//MEM/WB 模块
  mem_wb mem_wb0(
      .clk(clk),
      .rst(rst),
      .stall(stall),
      //来自访存阶段 MEM 模块的信息
      .mem_wd(mem_wd_o),
      .mem_wreg(mem_wreg_o),
      .mem_wdata(mem_wdata_o),
      .mem_hi(mem_hi_o),
      .mem_lo(mem_lo_o),
      .mem_whilo(mem_whilo_o),
      //送到回写阶段的信息
      .wb_wd(wb_wd_i),
      .wb_wreg(wb_wreg_i),
      .wb_wdata(wb_wdata_i),
      .wb_hi(wb_hi_i),
      .wb_lo(wb_lo_i),
      .wb_whilo(wb_whilo_i)
  );
  hilo_reg hilo_reg0(
      .clk(clk),
      .rst(rst),
      //写端口
      .we(wb_whilo_i),
      .hi_i(wb_hi_i),
      .lo_i(wb_lo_i),
      //读端口1
      .hi_o(hi),
      .lo_o(lo)
  );
  ctrl ctrl0(
      .rst(rst),
      .stallreq_from_id(stallreq_from_id),
 //来自执行阶段的暂停请求
```


endmodule

其余文件内容过多,不在此一一显示,详见工程文件

仿真结果 具体情况见仿真说明文件







Name	Value	بينابيد	900 ns	1,,,,,	920 ns	ليبينا	940 ns	1	960 ns	متنا	980 ns		1,000 R	ì	1,020 h	S	1,040 n	s L	1,060 r	<b>5</b>	1,080 n	<b>.</b>	1,100
l clk	0																						
🏣 rst	0																						
regs[1, 31:0]	00002000										00002	000										00001	234
regs[2, 31:0]	02468000	0000123	*4	X		2340	0000			Х						024681	00						
regs[3, 31:0]	00001234		000000	00										00001	234								
▶ W regz[4, 31:0]	00000023		4 X										00000023										
▶ ■ pc[31:0]	0000000c	0000	009e	0000	00a0	0000	00a4	0000	00a8	X 000	000ac	( 0000	0000	0000	0004	X 0000	0008	X 000	0000c	0000	0010	00000	014
▶ Mi[31:0]	00000029					1234000	0					Х					00001	0029					
▶ 10[31:0]	6b520000	12340000							X						6b520000								
▶ d_pc_i[31:0]	80000000	0000	0098	0000	009c	0000	0040	0000	00a4	X 000	84000	X 0000	00ac	0000	0000	X 0000	0004	X 000	00008	X 0000	000c	00000	010
▶ d_id_inst_i[31		7028	1002	0062	0018	0800	002a	0000	0000	000	80000	жжж	KICICIC	2001	1234	0021	1020	004	11822	2001	1234	00210	822
won_data_i[3	20011234	0062	0018	0800	002a	0000	0000	0000	0008	KKK	CICICICIC	2001	1234	0021	1020	0041	1822	200	11234	0021	0822	00030	825
Um rom_ce_o	1																						
▶ 🌃 ram_data_i[3		1234	XXXX	2311	KXXX									00000	000								
man_addr_o[3		0000	2004	0000	2008	$\overline{}$								00000	000								
san_data_o[3	23232323											23232323											
Tan_we_o	0																		_				
▶ W ran_sel_o[3:		f \	4	X										f									
man_ce_o[3:0]			Z																				
▶ Mid almon o[7	22	ell V a	9	V 1	8	4	į.	Y		Υ	ne	Υ 0	io	Υ	5	Y 2	n	Υ	22	V 5	5	V 22	
		T1: 1 069 0	57 mm																				