# CKTSO: High-Performance Parallel Sparse Linear Solver for General Circuit Simulations

Xiaoming Chen, Member, IEEE

Abstract—This paper introduces CKTSO (abbreviation of "circuit solver"), a novel sparse linear solver specially designed for the simulation program with integrated circuit emphasis (SPICE). CKTSO is a parallel solver and can be run on a multi-core, shared-memory computer. The algorithms of CKTSO are designed by considering the features of matrices involved in SPICE simulations. CKTSO is superior to existing similar solvers mainly in the following three aspects. First, the matrix ordering step of CKTSO combines different types of ordering algorithms such that it can generally obtain the fewest fill-ins for a wide range of circuit matrices. Second, CKTSO provides a parallel fast LU factorization algorithm with pivot check, which behaves good performance, scalability, and numerical stability. Third, CKTSO provides a structure-adaptive hybrid parallel triangular solving algorithm, which can adapt to various circuit matrices. Experiments including both benchmark tests and SPICE simulations demonstrate the superior performance of CKTSO. The libraries of CKTSO are available at https://github.com/chenxm1986/cktso.

 ${\it Index\ Terms} \hbox{--} {\it Circuit\ simulation,\ sparse\ linear\ solver,\ parallel\ linear\ solver}$ 

#### I. Introduction

THE SIMULATION program with integrated circuit emphasis (SPICE) [1] is a fundamental electronic design automation (EDA) kernel. SPICE utilizes numerical computation theories to find the detailed responses of integrated circuits. A SPICE simulation process involves solving a series of sparse linear systems. Fig. 1 illustrates a typical transient simulation flow. There are two nested levels of loops, where the outer loop iterates the time and a Newton-Raphson (NR) iteration is performed in each inner loop. In each NR iteration, a sparse linear system ( $\mathbf{A}\mathbf{x} = \mathbf{b}$  where  $\mathbf{A}$  is sparse) is solved. The linear solver is usually the performance bottleneck of SPICE simulators. In post-layout simulations, the linear solver can spend more than half of the total simulation time [2].

SPICE simulators generally use LU factorization [3] to solve sparse linear systems, as linear systems in SPICE simulations are usually not well conditioned. As shown in Fig. 1, sparse LU factorization involves three main steps: pre-processing, numerical factorization, and triangular solving. Pre-processing reorders the matrix to minimize fill-ins that will be generated during numerical factorization. It is performed only once if the matrix structure is fixed, which usually holds in SPICE simulations. In each NR iteration, the matrix is factorized into LU factors: A = LU, where L is a lower-triangular matrix and U is an upper-triangular matrix. Finally,

This work was supported by National Natural Science Foundation of China under Grant 62122076 and Grant 62488101.

X. Chen is with Institute of Computing Technology, Chinese Academy of Sciences, Beijing 100190, China (e-mail: chenxiaoming@ict.ac.cn).




Fig. 1: Sparse solver in a typical transient simulation flow.

the solution x is obtained by solving two triangular systems, Ly = b and Ux = y. Numerical factorization and triangular solving are executed in every NR iteration. Typically, numerical factorization spends more time than triangular solving.

People have developed several LU factorization-based sparse solvers to accelerate circuit simulations. KLU [4], developed in 2006, is a sequential implementation of the sparse left-looking algorithm [5]. NICSLU [6], [7], developed in 2013, parallelizes the sparse left-looking algorithm at the column granularity. Later in 2016, Basker [8] is developed, which partitions the matrix and parallelizes sparse LU factorization at the sub-matrix granularity. By exploring parallelism in the sparse left-looking algorithm, both NICSLU and Basker achieve speedups relative to KLU. PARDISO [9], which is a general-purpose sparse direct solver, has also shown good performance in semiconductor device simulations [10].

Despite the good performance of these solvers, it has been found that they have issues when facing some type of circuits. Various circuits put high demands for every step of LU factorization-based sparse linear solvers. Challenge 1: The popular matrix ordering methods, minimum degree and its variants [11]–[13], which are adopted by KLU and NICSLU, usually do not perform well on post-layout, mesh-style, or very large circuits. Instead, nested dissection [14] generally obtains better orderings on such matrices. However, nested dissection performs badly on pre-layout or small circuits. Challenge 2: The high sparsity of circuit matrices leads to low parallelism and a low computation-to-communication ratio in numerical LU factorization, which is difficult to be efficiently parallelized on multi-core processors. Challenge 3: For triangular solving, the parallelism and computation-to-communication ratio are both extremely low, and it is extremely difficult to get speedups by parallelism. NICSLU provides parallel factorization but the solving step is sequential.

My previous work proposed a fast numerical factorization algorithm [15] for circuit matrices, which addresses Challenge 2 and improves the performance and scalability of parallel LU factorization relative to NICSLU. This paper is extended from [15] and introduces a complete solver, CKTSO (abbreviation of "circuit solver"), to accelerate circuit simulations. CKTSO is developed by redesigning the three steps of sparse solvers for SPICE simulators, to address all the above-mentioned challenges. CKTSO has the following three unique features. (I) The matrix ordering of CKTSO includes both minimum degree and nested dissection methods, and the best ordering is selected after trying them. (2) For numerical factorization, CKTSO exploits the unique features of matrices in circuit simulation iterations and proposes a novel pivoting reductionbased fast LU factorization algorithm, which behaves good scalability and numerical stability. (3) For triangular solving, CKTSO proposes a novel structure-adaptive hybrid parallelism strategy. Feature (2) inherits from [15] and features (1) and (3) are new relative to [15]. The three features are also the major technical advances of CKTSO relative to NICSLU. The contributions of this work are summarized as follows.

- A parallel fast LU factorization algorithm is proposed, which combines the advantages of both factorization with pivoting and re-factorization without pivoting, and behaves good performance and scalability, as well as good numerical stability.
- A structure-adaptive hybrid parallel triangular solving method is proposed. It adaptively splits the triangular matrices (i.e., L and U) and uses different parallel triangular solving strategies, according to the characteristics of the symbolic structures of the sub-matrices.
- Experimental results have revealed that CKTSO achieves better performance for a wide range of circuit matrices than stat-of-the-art solvers. In practical SPICE simulations, CKTSO also shows better performance in different simulation scenarios.

#### II. BACKGROUND

#### A. Sparse Up-looking LU Factorization

The sparse left-looking LU factorization [5] is widely adopted by linear solvers for SPICE simulations (e.g., KLU [4], NICSLU [6], [7], and Basker [8]). It computes the LU factors column by column. CKTSO uses the row-major order, so the left-looking algorithm is transposed and can be named as sparse *up-looking* LU factorization, as shown in Algorithm 1. It computes the LU factors row by row (line 1). As its name implies, when computing a row, some rows on its upper side will be "looked at" (used). When computing a row, symbolic prediction (line 2), numerical update (lines 3-5), and pivoting (lines 6-7) are executed. Since pivoting may change the structure of the LU factors, symbolic prediction cannot be decoupled from numerical computation.

Symbolic prediction (line 2) determines the symbolic structure of the current row, based on the already computed rows on the upper side [4], [5]. The symbolic structure of  $\mathbf{L}(i,1:i-1)$ 

```
Input: N \times N matrix \mathbf{A} after pre-processing, pivoting threshold \varepsilon

Output: Matrices \mathbf{L} and \mathbf{U}

1 for i=1:N do

2 | Symbolic prediction: find symbolic structures of \mathbf{L}(i,1:i) and \mathbf{U}(i,i:N);

3 | \mathbf{x} = \mathbf{A}(i,:);

/* \mathbf{x} is a vector of length N for holding intermediate results of current row

4 | for j=1:i-1 where \mathbf{L}(i,j) is nonzero do

5 | \mathbf{x}(j+1:N)-=\mathbf{x}(j)\times\mathbf{U}(j,j+1:N);

6 | if |\mathbf{x}(i)|<\varepsilon\times\max_{i+1\le k\le N}\{|\mathbf{x}(k)|\} then

7 | \mathbf{E}xchange \mathbf{x}(i) with \mathbf{x}(\arg\max_{i+1\le k\le N}\{|\mathbf{x}(k)|\});

8 | \mathbf{L}(i,1:i)=\mathbf{x}(1:i);

9 | \mathbf{U}(i,i:N)=\mathbf{x}(i:N)/\mathbf{x}(i);
```

**Algorithm 1:** Sparse up-looking LU factorization algorithm [5]. If lines 2, 6, and 7 are removed, it becomes the up-looking LU re-factorization algorithm.

also determines which rows on the upper side will update the current row. Numerical update (lines 3-5) uses these dependent rows to update the values of the current row. The core operation of numerical update is a series of floating-point multiply-and-accumulates (MACs) (line 5). After that, pivoting (lines 6-7) is performed to ensure large diagonal elements. When the diagonal element is smaller than the maximum element in the current row of  $\mathbf{U}$  times the pivoting threshold ( $\varepsilon$ ), the diagonal element and the largest element in the current row of  $\mathbf{U}$  are exchanged (line 7).

The above described flow is a complete sparse up-looking LU factorization with pivoting. Before LU factorization, if the diagonal elements are assumed to be large enough, pivoting can be skipped. As a result, the symbolic structure of the LU factors will not change, and symbolic prediction can also be eliminated. In this case, the algorithm becomes *re-factorization* without pivoting, which only performs numerical update for each row. Re-factorization reuses the symbolic structure and pivoting order obtained in the last factorization with pivoting. If one or more small diagonal elements that do not meet the pivoting rule appear in re-factorization, they cannot be handled and may cause large errors in the solution.

#### B. Parallel Sparse Up-looking LU Factorization

To perform parallel up-looking LU factorization, dependencies between rows should be first determined. The sparsity of the LU factors implies the inter-row parallelism. Lines 4-5 of Algorithm 1 indicate that row i depends on row j (i.e., row i needs row j's values for numerical update) if and only if  $\mathbf{L}(i,j)$  is a nonzero element. In short, the symbolic structure of  $\mathbf{L}$  determines the inter-row dependencies. Based on this principle, a dependency graph can be built based on the symbolic structure of  $\mathbf{L}$ . There is an edge  $j \to i$  in the dependency graph if  $\mathbf{L}(i,j)$  is a nonzero element. This dependency graph can be named as an *elimination graph (EGraph)*. The EGraph describes exact inter-row dependencies corresponding to a specific symbolic structure of the LU factors, and can be used to schedule parallel LU re-factorization without pivoting [7].




Fig. 2: Matrix example and its corresponding ETree and EGraph (assuming that the pivots are the original diagonal elements).

For parallel factorization with pivoting, however, it is impossible to determine the exact inter-row dependencies prior to factorization, since the symbolic structure of  $\mathbf{L}$  depends on pivoting and is known only after factorization is completed. To solve this dilemma, people have proposed a concept of *elimination tree* (ETree) [16], which describes an **upper bound** of the inter-row dependencies when considering pivoting. The meaning of the upper bound is that, the dependencies generated by **any** pivoting order of up-looking factorization are contained in the ETree. The ETree is constructed from the symbolic structure of matrix  $\mathbf{A}$  (if  $\mathbf{A}$  is unsymmetric, the ETree is built from  $\mathbf{A}^{\mathsf{T}}\mathbf{A}$  without explicitly forming  $\mathbf{A}^{\mathsf{T}}\mathbf{A}$  [16]), so it can be built in the pre-processing step.

The EGraph and ETree are both directed acyclic graphs, as illustrated in Fig. 2. The parallelism implied in EGraph and ETree can be explored by levelizing them, so that parallel factorization and re-factorization can both be scheduled by a unified method [6], [7]. As shown in Fig. 3, the EGraph or ETree can be levelized (Fig. 3(a)) so that nodes (a node corresponds to a row) in the same level have no dependency. The level of a node is the maximum path length from any source node to itself. A dual-mode scheduling method has been proposed [6], [7]. For front levels that have a large number of nodes in each level, they are computed level by level. Nodes in a level are evenly assigned to threads and computed in parallel. This method is called a cluster mode. For the remaining levels that have very few nodes in each level, a *pipeline mode* is proposed which explores finer-grained parallelism between dependent rows. Fig. 3(d) illustrates an example of computing node 10 using the pipeline mode, corresponding to the dependencies described in Fig. 3(a). Nodes 9 and 10 are computed in parallel in the pipeline mode. Since node 10 depends on node 9, node 10 can first use already-finished nodes (i.e., nodes 7 and 8) to perform partial updates. These partial updates are performed in parallel with the computation of node 9. This is the key to explore parallelism between dependent rows. After node 9 is finished, node 10 can use node 9's results to perform a partial update. The levelization-based dual-mode scheduling method has been adopted by NICSLU.

The height and width of the ETree/EGraph can be an intuitive estimation of the scalability of parallel LU factorization/re-factorization. The height (maximum level) is

```
Input: Matrix L obtained from LU factorization, vector b Output: Vector y

1  y = b;

2  for i = 1 : N do

3  | s = 0;

4  | for j = 1 : i - 1 where \mathbf{L}(i, j) is nonzero do

5  | \mathbf{L}(i, j);

6  | \mathbf{y}(i) = (\mathbf{y}(i) - s)/\mathbf{L}(i, i);
```

**Algorithm 2:** Lower triangular solving of Ly = b.

the critical path length and the width (maximum number of nodes in each level) is the maximum parallelism. As illustrated in Fig. 2, the ETree is tall and narrow, while the EGraph is short and wide. As the ETree describes an inter-row dependency upper bound, it implies many redundant dependencies. We have tested more than 50 circuit matrices from the SuiteSparse Matrix Collection [17]. On average, the ETree is nearly  $80 \times$  taller than the EGraph, while the EGraph is  $10 \times$  wider. Therefore, the scalability of parallel factorization with pivoting (scheduled by the ETree) is much poorer than that of re-factorization without pivoting (scheduled by the EGraph). According to the results in Ref. [18], for NICSLU, 16-threaded factorization with pivoting achieves only  $2 \times$  speedup on average, compared with sequential factorization.

## C. Triangular Solving

Algorithm 2 shows the lower triangular solving of  $\mathbf{L}\mathbf{y} = \mathbf{b}$ . With the row-major order, solving is also performed in a row-by-row manner (line 2). For each row, it traverses the nonzero elements of the current row of  $\mathbf{L}$  (line 4), performs a MAC operation for each nonzero element (line 5), and finally computes an element of the solution vector (line 6). The upper triangular solving of  $\mathbf{U}\mathbf{x} = \mathbf{y}$  is similar, with the only difference that  $\mathbf{U}$  is traversed in the reversed row order.

For solving  $\mathbf{L}\mathbf{y} = \mathbf{b}$ , it can easily be seen that, if  $\mathbf{L}(i,j)$  (j < i) is a nonzero element, the solving of  $\mathbf{y}(i)$  depends on  $\mathbf{y}(j)$ . Based on this principle, one may also build a dependency graph to parallelize triangular solving. However, unlike LU factorization and re-factorization, triangular solving involves an extremely low computation-to-communication ratio. In fact, each nonzero element of  $\mathbf{L}$  and  $\mathbf{U}$  participates in exactly one MAC operation, and the primary bottleneck of triangular solving is not computation but memory access. As a result, parallelization is extremely difficult, since the memory access and inter-thread communication overheads caused by parallelization can be much larger than the computational workload.

#### D. Related Works

There are some popular general-purpose sparse solvers (e.g., SuperLU [19], PARDISO [9], UMFPACK [20], et al.). In recent years, KLU [4], NICSLU [6], [7], and Basker [8] are proposed to accelerate circuit simulations, which are based on the sparse left-looking algorithm [5]. The primary difference between the design principles of these circuit simulation-oriented solvers and general-purpose sparse solvers is due to the matrix sparsity. As matrices in circuit simulations are




Fig. 3: Levelization-based dual-mode parallel scheduling method [6], [7]. This example does not correspond to Fig. 2.

generally much sparser than matrices from other applications [4], solvers designed for circuit simulations typically do not assemble nonzero elements to form big dense blocks which can be accelerated by dense linear algebra kernels. KLU [4] is sequential while NICSLU [6], [7] provides parallel leftlooking LU factorization and re-factorization. Factorization with pivoting and re-factorization without pivoting of NICSLU are scheduled by the ETree and EGraph, respectively. It is reported that NICSLU achieves better performance than other popular solvers (KLU, PARDISO, SuperLU, UMFPACK, etc.) in real circuit and power grid simulation problems [21]-[23]. However, the scalability of NICSLU's factorization with pivoting is not so good ( $2 \times$  speedup using 8-16 threads) [18]. Basker [8] parallelizes LU factorization based on matrix partitioning. It partitions the matrix to a block triangular form where each diagonal block is further partitioned using nested dissection, generating a number of independent sub-matrices. It performs well on highly sparse matrices but does poorly on high fill-in density matrices (e.g., post-layout matrices).

For triangular solving, current sparse solvers designed for circuit simulations mostly use sequential solving, including NICSLU which provides parallel factorization and refactorization. Parallel triangular solving in general-purpose sparse solvers (e.g., [24], [25]) is typically based on some dependency analysis method which is similar to that used for parallel LU factorization. However, this method is inefficient for highly-sparse circuit matrices, since there is little parallelizable workload and the scheduling overhead may be larger than the computational workload. Ref. [26] uses level scheduling and recursive blocking to parallelize triangular solving. The method behaves well for general matrices but may not be suitable for highly-sparse circuit matrices as the blocking scheme is too fine grained which causes heavy scheduling overhead. Ref. [27] uses a nested dissection-based partitioning method to parallelize triangular solving for power grid simulations, which is not for general circuit simulations.

# III. CKTSO OVERVIEW

#### A. Pre-processing

Fig. 4 shows the overall flow of CKTSO. For preprocessing, CKTSO first performs a static pivoting step based on the maximum weighted matching algorithm [28], [29]. The maximum weighted matching algorithm permutes large elements to the diagonal, such that the absolute value of the product of the diagonal elements is maximized. It greatly reduces the possibility of dynamic pivoting during numerical




Fig. 4: Overall flow of CKTSO.

factorization (but dynamic pivoting cannot be completely avoided via static pivoting). It also calculates row and column scaling vectors that can scale the matrix values, such that the diagonal elements are 1 or -1, and non-diagonal elements are bounded in [-1,1]. The scaling feature of CKTSO is controlled by users. Mathematically, static pivoting is to find a row permutation matrix  $\mathbf{P}$  and two diagonal scaling matrices  $\mathbf{S_r}$  and  $\mathbf{S_c}$ . The matrix after static pivoting is  $\mathbf{A}' = \mathbf{PA}$  (without scaling) or  $\mathbf{A}' = \mathbf{S_r} \mathbf{PAS_c}$  (with scaling).

After static pivoting, the matrix is reordered to minimize fill-ins that will be generated during numerical factorization. Mathematically, matrix ordering is to find a symmetric permutation matrix  $\mathbf{Q}$ , such that factorization of  $\mathbf{A}'' = \mathbf{Q}\mathbf{A}'\mathbf{Q}^{\mathsf{T}}$ will generate the minimum fill-ins. Finding an ordering with the minimum fill-ins is an NP-complete problem [30], so heuristics are used in practice. Minimum degree [11]–[13] and nested dissection [14] are two popular kinds of matrix ordering methods. Minimum degree is performed in an iterative manner and selects a node with the minimum degree in each iteration to be the pivot, and forms new fill-ins by eliminating the pivot. It is adopted by KLU [4] and NICSLU [6], [7], and generally performs well for small- to medium-scale matrices (e.g., pre-layout circuits). For large-scale matrices or matrices of post-layout circuits, nested dissection usually generates better orderings. One-level nested dissection partitions a graph which represents a matrix into three parts, a node separator whose size is minimized and two sub-graphs (Fig. 5(a)), such that removal of the node separator disconnects the two subgraphs. If the node separator is ordered last (Fig. 5(b)), no fill-in will occur between nodes of the two sub-graphs. Each sub-graph can be recursively ordered by the same method. Nested dissection is adopted by PARDISO [9].

Since minimum degree and nested dissection respectively perform well on different types of matrices, CKTSO uses a




Fig. 5: Nested dissection ordering. (a) Graph partitioning. (b) Corresponding bordered block diagonal matrix.

combination of them. For minimum degree, CKTSO uses the popular approximate minimum degree algorithm [11] and its variant, the approximate minimum deficiency algorithm [12]. For nested dissection, though METIS [31] provides a widelyused implementation, it has some issues. METIS recursively partitions a graph, until the sub-graphs' sizes are smaller than a threshold. Then, each sub-graph is ordered by the multiple minimum degree algorithm [13] independently, and the node separator uses the natural order without ordering. By using Fig. 5(b) to explain the issues, though the orderings of X and Y will not impact each other, they will impact the fill-ins of S through the two boundaries. This implies that, when ordering X and Y, their impacts on the fill-ins of S should be taken into account. This can be realized by applying a constrained minimum degree algorithm [32] after the incomplete nested dissection. The constrained minimum degree orders the entire matrix, where each pivot has a constraint of its group index and the pivots must be eliminated in the order of group. For example, in Fig. 5, the pivots in X, Y, and S are in groups 0, 1, and 2, respectively. By using the group to constrain the pivot elimination order, this method guarantees the sub-matrix-level order returned by the incomplete nested dissection, while all diagonal sub-matrices are properly ordered. CKTSO integrates a modified METIS (by removing the independent minimum degree ordering for each diagonal sub-matrix) followed by the constrained approximate minimum degree algorithm [32].

In the matrix ordering phase, CKTSO runs all the integrated ordering methods in parallel and selects the best with the minimum fill-ins. The combined ordering method can generally obtain the fewest fill-ins for a wide range of circuit matrices, and thus, addresses the challenge that a single ordering method may not be good for various circuit matrices. According to experiments, the pre-processing time of CKTSO is on average about  $3\times$  of that of NICSLU, and similar to that of PARDISO. Since pre-processing is a one-time procedure in a SPICE simulation, the pre-processing overhead is not so significant and can be hidden by the large number of more time-consuming NR iterations.

## B. Numerical Factorization and Triangular Solving

CKTSO provides three LU factorization functions: factorization with pivoting, re-factorization without pivoting, and fast factorization with pivot check. They can be selected by users according to the scenario. The basic principles of the former two functions as well as their parallelization methodology are introduced in Section II. In fact, the factorization and re-factorization functions of CKTSO are same as those of NICSLU [6], [7], so they will not be introduced in this

paper. CKTSO provides a novel parallel fast factorization algorithm by skipping pivoting but the numerical stability is maintained by pivot check. This algorithm will be introduced in Section IV. CKTSO also provides a structure-adaptive hybrid parallel triangular solving algorithm, which will be introduced in Section V. In the rest of the paper, the notation of A will be used to denote the matrix after pre-processing.

#### IV. PARALLEL FAST FACTORIZATION WITH PIVOT CHECK

This section introduces the pivot check-based parallel fast LU factorization algorithm [15] of CKTSO, which aims to address the scalability challenge of parallel LU factorization of NICSLU [6], [7].

The re-factorization without pivoting provided by KLU and NICSLU reuses the pivoting order and the symbolic structure of the LU factors obtained from the last factorization with pivoting, so symbolic-related operations can be eliminated. This is numerically unstable since the matrix values are changing during circuit simulation iterations, and disabling pivoting may generate erroneous solutions. To ensure correct solutions, factorization and re-factorization must be carefully selected in each circuit simulation iteration. However, this is not an easy task before numerical factorization. Evaluating whether the values of matrix **A** change much cannot give a stable prediction, as a small change in a few sensitive elements may change the LU factors' values dramatically.

In circuit simulations, when the NR iterations of an operating-point (OP) simulation or at each time node in a transient simulation are near convergence, the matrix values tend to change smoothly, and successive NR iterations tend to reuse the previous pivoting order. This intuition provides an opportunity to "guess" the task dependencies before numerical factorization. If the structure of the LU factors and the pivoting order are aggressively assumed to be unchanged from the previous factorization, a "guessed" EGraph can be tentatively used to schedule parallel fast factorization, skipping symbolic prediction and pivoting, but the pivots should be checked. Based on this idea, CKTSO employs a novel parallel fast LU factorization algorithm which explores the advantages of both factorization with pivoting and re-factorization without pivoting. In most circuit simulation iterations, its performance and scalability are similar to those of re-factorization but the numerical stability is similar to that of factorization.

Since the EGraph is "guessed" based on the structure of the LU factors obtained in the last factorization with pivoting, when an unsatisfactory pivot is detected, re-pivoting is needed and the structure of the remaining LU factors will change. The EGraph will also change so it can no longer be used. Instead, the ETree that implies an upper bound of the dependencies will be used to schedule the remaining factorization with pivoting. A key question raises here: which nodes will be computed with pivoting? The answer is determined by the ETree. In fact, some finished nodes may also need to be re-computed. For instance, in Fig. 2(c), if the first two levels of the EGraph are finished and an unsatisfactory pivot is found in node 6, nodes 6, 8, 9, and 10 need to be computed with pivoting according to the ETree shown in Fig. 2(b), although nodes 8 and 10




Fig. 6: Flow of parallel fast LU factorization algorithm.

are finished. In circuit simulation iterations, since the matrix values usually change smoothly, especially when the NR iterations are near convergence, the "guessed" EGraph is highly likely a correct prediction and re-pivoting tends not to occur. By using this strategy, the advantages of both factorization with pivoting and re-factorization without pivoting are given full play. Note that the original re-factorization provided by KLU and NICSLU does not check pivots. Even if pivot check is added, they can only exit when an unsatisfactory pivot is found. Instead, CKTSO provides a novel mechanism to restart factorization with pivoting. This is the primary advantage of the proposed fast LU factorization relative to re-factorization.

## A. Parallel Fast Factorization Flow

Fig. 6 shows the flow of the proposed parallel fast LU factorization algorithm. A "guessed" EGraph is first built from the already obtained structure of the LU factors. The "guessed" EGraph will not be re-built in successive NR iterations, unless the symbolic structure of the LU factors changes. For each factorization, parallel fast factorization with pivot check is tentatively scheduled based on the "guessed" EGraph. If all pivots are satisfactory, the structure of the LU factors does not change and the "guessed" EGraph is correct. This is the best case with the entire matrix computed by parallel fast factorization with pivot check, which has similar performance and scalability to re-factorization without pivoting. If one or more unsatisfactory pivots are detected, re-pivoting is needed and fast factorization with pivot check is interrupted. A pipelined tail factorization with pivoting, scheduled by the ETree, is then executed to compute the remaining matrix. Before that, the row from which tail factorization with pivoting starts is determined. The worst case happens when the first row needs re-pivoting so the entire matrix is computed with pivoting, which has similar performance and scalability to factorization with pivoting.

### B. Parallel Fast Factorization with Pivot Check

CKTSO also employs the levelization-based methodology [6], [7] to explore parallelism in the EGraph and ETree. The "guessed" EGraph is levelized by calculating the levels of all nodes, as illustrated in Fig. 3(a). Nodes in the same level can be computed in parallel without any dependency. A levelized EGraph generally looks like a funnel, as shown in

```
1 interrupted = 0; /* shared variable for all threads
2 for L=1:L_{Cluster} do
        for threads in parallel do
             for row i assigned to this thread do
4
5
                  \mathbf{x} = \mathbf{A}(i,:);
                  for j = 1: i-1 where \mathbf{L}(i,j) is nonzero do
                    \mathbf{x}(j+1:N) - = \mathbf{x}(j) \times \mathbf{U}(j, j+1:N);
7
                  if |\mathbf{x}(i)| < \varepsilon \times \max_{i+1 \le k \le N} \{|\mathbf{x}(k)|\} then
                        interrupted = 1;
                        continue;
10
                  \mathbf{L}(i,1:i) = \mathbf{x}(1:i);
                   \mathbf{U}(i, i:N) = \mathbf{x}(i:N)/\mathbf{x}(i);
12
                   finish[i] = 1;
        barrier:
        if interrupted then
             exit thread;
```

**Algorithm 3:** Cluster mode of fast factorization with pivot check.

Fig. 2(c). There is a common feature that the number of nodes in a level tends to become fewer with level increasing. Like NICSLU [6], [7], based on the levelized "guessed" EGraph, CKTSO also uses a cluster mode and a pipeline mode to schedule parallel fast factorization with pivot check, as shown in Figs. 3(b) and 3(c). A dividing level to distinguished the two modes is defined as the first level in EGraph which has less than #threads× $\alpha$  ( $\alpha$  is an empirical parameter and is 2.0 in CKTSO) nodes. Levels before and after the dividing level are parallelized using the cluster mode and pipeline mode, respectively. Algorithms 3 and 4 show the cluster mode and pipeline mode of fast factorization with pivot check, respectively.

- 1) Cluster Mode: In the cluster mode of fast factorization with pivot check (Algorithm 3), the "guessed" EGraph is processed level by level (line 2). For each level, the nodes are evenly assigned to the threads and different threads compute the assigned nodes in parallel (line 3). For a specific node (row), numerical update (lines 5-7) is first performed just like re-factorization. Then, the pivot (i.e., the diagonal element) is checked (line 8). If the pivot is smaller than the maximum element in the current row of U times the pivoting threshold  $\varepsilon$ , it does not conform to the pivoting requirement (line 8). To tell the other threads that an unsatisfactory pivot has been found, a shared variable *interrupted* is set to 1 (line 9). After the computation of a level is completed, all threads are synchronized through a barrier (line 14). After that, if interrupted is 1, all threads will exit (lines 15-16); otherwise they will continue to compute the next level. If the cluster mode finishes without detecting any unsatisfactory pivot, the pipeline mode of fast factorization with pivot check will be executed to compute the remaining rows.
- 2) Pipeline Mode: There are very few nodes in each level of the tail part of the "guessed" EGraph, and they usually look like a sequential chain. Hence, there is little internode parallelism and the cluster mode is inefficient for these highly-dependent nodes. Instead, the pipeline mode of fast factorization with pivot check (Algorithm 4), which explores

```
1 interrupted = 0; /* shared variable for all threads
2 for threads in parallel do
        for row i assigned to this thread do
3
              \mathbf{x} = \mathbf{A}(i,:);
4
5
              for j = 1: i-1 where \mathbf{L}(i, j) is nonzero do
                   while !finish[j] do
                        if interrupted then
                             exit thread;
 8
                   \mathbf{x}(j+1:N) - = \mathbf{x}(j) \times \mathbf{U}(j, j+1:N);
             \inf^- |\mathbf{x}(i)| < \varepsilon \times \max_{i+1 \le k \le N} \left\{ |\mathbf{x}(k)| \right\} \text{ then }
                   interrupted = 1;
12
                   exit thread;
              L(i, 1:i) = x(1:i);
              \mathbf{U}(i, i:N) = \mathbf{x}(i:N)/\mathbf{x}(i);
              finish[i] = 1;
```

**Algorithm 4:** Pipeline mode of fast factorization with pivot check.

parallelism between dependent nodes, is used for such tasks. The nodes belonging to the pipeline mode are first arranged to a sequence, and they are assigned to the threads on-the-fly. A pointer max\_busy is maintained which points to the maximum position in the node sequence which is being computed. If a thread needs to get a new node to compute, it atomically increases max\_busy by 1 and fetches the resulting value. The atomic operation guarantees that no two threads will get the same node. All threads compute the fetched nodes in parallel in an asynchronous way. The pipeline mode overlaps the computation of dependent rows.

In the pipeline mode, when numerically updating a row (lines 4-9), some dependent predecessors may be unfinished, but the finished predecessors can be used immediately. Each thread waits for any dependent predecessor to finish (line 6) before using it. After all predecessors are finished and have been used to update the current row, the pivot is checked (line 10). If the pivot is unsatisfactory, the shared variable, *interrupted*, is set to 1 (line 11), to tell other threads, and the current thread will exit immediately (line 12). This may cause a deadlock problem which happens if a thread has exited due to an unsatisfactory pivot and another thread is waiting for it. To avoid deadlock, when a thread is waiting for a dependent predecessor, *interrupted* must also be checked (lines 6-8).

## C. Restart Node Determination

During parallel fast factorization with pivot check, if some row incurs an unsatisfactory pivot, re-pivoting is needed for that row, which will change the structure of the LU factors and make the dependencies described by the "guessed" EGraph partially incorrect. Hence, the remaining matrix must be computed with pivoting. Furthermore, due to the change of the dependencies, some already finished rows also need to be re-computed with pivoting. The matrix example shown in Fig. 2(a) is used to illustrate why this could happen, whose corresponding EGraph is in Fig. 2(c). In the EGraph, assume that the first two levels are finished and node 6 incurs an unsatisfactory pivot and will be re-pivoted. Assume




Fig. 7: Example of re-pivoting on row 6: columns 6 and 10 are exchanged, incurring an additional dependency of row 10.


that columns 6 and 10 are exchanged due to re-pivoting of row 6, as illustrated in Fig. 7. This column exchange introduces an additional nonzero fill-in at L(10,6), which brings an additional dependency of  $6\rightarrow 10$ . However, as shown in Fig. 2(c), this dependency does not exist in the EGraph. This is why row 10 is already finished in fast factorization with pivot check which is scheduled by the "guessed" EGraph. However, if re-pivoting happens on row 6 like this example, the computed result of row 10 becomes incorrect since the dependency of row 10 is changed.

Since the ETree describes an upper bound of the dependencies for any pivoting order, the ETree can determine the rows which will be re-computed. In the above-mentioned example, it can easily be derived from the ETree in Fig. 2(b) that rows 6, 8, 9, and 10 will be computed with pivoting. The general method to determine which nodes will be computed with pivoting is simple. All unfinished nodes in the "guessed" EGraph are traversed, and for each unfinished node, all of its descendants in the ETree need to be computed with pivoting. All such nodes are put into a topologically-ordered sequence and computed by the pipelined tail factorization with pivoting.

## D. Pipelined Tail Factorization with Pivoting

If re-pivoting happens, the remaining matrix (including those finished rows which will be re-computed with pivoting) will be computed using a pipelined tail factorization algorithm with pivoting. The tail factorization only has the pipeline mode, because the ETree is tall and narrow, and there are usually very few rows that can be computed using the cluster mode. Algorithm 5 shows the pipeline mode factorization with pivoting. The same dynamic scheduling method by utilizing atomic operations is used to assign rows to threads on-the-fly, as introduced in Section IV-B2. The pipelined factorization flow of each thread can be divided into two parts: prefactorization (lines 3-10) and post-factorization (lines 11-18).

The pre-factorization is the key to explore parallelism between dependent rows, which is also the implication of "pipeline". In pre-factorization, the already finished, dependent predecessors of the computing row (i) will update row i, before all predecessors of row i are finished. The pre-factorization will not end until all predecessors of row i are finished. In the while loop (lines 5-10), the finished predecessors are used to update row i, while those unfinished predecessors are skipped in both symbolic prediction and numerical update.



**Algorithm 5:** Pipelined tail factorization with pivoting.

Set  $\mathcal{F}$  maintains the newly detected finished predecessors that will update row i, and set  $\mathcal{U}$  records the rows that have already been used by row i. After all predecessors of row i are finished, it enters post-factorization. A complete symbolic prediction (line 11) without skipping any predecessors is first performed to determine the complete symbolic structure of row i. Then, those skipped predecessors in pre-factorization (i.e., the dependent rows which are not in  $\mathcal{U}$ ) are now used to update row i (lines 12-13). After numerical update, pivoting (lines 14-15) is performed.

#### V. PARALLEL TRIANGULAR SOLVING

This section introduces the structure-adaptive hybrid parallel triangular solving algorithm of CKTSO. This is one of the major technical advances of CKTSO over NICSLU [6], [7] and [15], aiming at addressing the challenge of extremely low parallelism and computation-to-communication ratio of triangular solving of circuit matrices.

Although numerical factorization spends longer time than triangular solving, triangular solving may also become the performance bottleneck in SPICE simulators. For example, in a linear circuit simulation with a fixed time step, only one factorization step is needed but a number of triangular solving steps are performed. Triangular solving is extremely difficult to parallelize, because triangular solving is highly sequential and the computational workload is too small. As mentioned in Section II-C, each nonzero element in L and U only participates in one MAC operation. CPU threads are not suitable for scheduling such fine-grained computations, as the scheduling overhead will be much higher than the computational cost. To minimize the scheduling overhead, one




Fig. 8: Typical distribution of nonzero elements of LU factors.




Fig. 9: Partitioning lower triangular matrix. (a) Coarse-grained partitioning. (b) Fine-grained partitioning. (c) Final partitioning.

should group the elements with some similar features such that they can be scheduled together.

Problem partitioning is usually the key to explore parallelism and also to reduce parallel overhead. How to partition the triangular matrices becomes the most important challenge for parallelizing triangular solving. Using a single partitioning method for an entire triangular matrix (e.g., the method of Ref. [27]) may not be the best solution, because the nonzero elements in L and U are not distributed uniformly. Instead, their distribution has obvious features. The nonzero elements usually become denser on the right-bottom corner. This is due to the nature of LU factorization. This feature provides a possibility to partition the LU factors using different methods according to the nonzero element distribution so that different parallelism strategies can be used for different sub-matrices, according to their characteristics of the nonzero structure. By scheduling tasks at the sub-matrix level, the structureadaptive method also reduces the scheduling overhead. In this section, the lower triangular solving will be used as an example to illustrate the parallel triangular solving methodology of CKTSO, and the upper triangular solving method is similar.

### A. Structure-Adaptive Triangular Matrix Partitioning

To address the challenges of low parallelism and low computational workload of triangular solving, CKTSO employs a structure-adaptive hybrid parallel triangular solving method, which is based on a structure-adaptive triangular matrix partitioning method. Fig. 8 draws a typical distribution of the nonzero elements of the LU factors. As can be seen, the majority of the nonzero elements are located at the right-bottom corner, while there are two boundaries at the bottom

and right sides, respectively. For large-scale circuit matrices, the size of the dense block at the right-bottom corner is usually several hundred to several thousand. Consequently, using the lower triangular matrix as an example, it can be partitioned into three blocks like Fig. 9(a), which are called a sparse triangular block, a rectangular block, and a dense triangular block, respectively. Since different matrices have diverse nonzero element distribution and sparsity, the partitioning position  $(P_0)$  should be adaptively determined. Considering that the dense triangular block dominates the total solving time, the partitioning position is mainly determined by considering the density of the dense triangular block.

In CKTSO, the partitioning position  $(P_0)$  is adaptively determined by the following two rules. First, the dense triangular block should have at least 70% of the nonzero elements of L. Second, the dense triangular block should have at least 300,000 nonzero elements. The two thresholds are empirically determined based on lots of experiments. The two conditions guarantee that the dense triangular block is not too sparse or too small. If it is very small or sparse, its computational workload will be small but the scheduling overhead will dominate the solving time.  $P_0$  is selected to be the minimum value such that both conditions can hold. If the two conditions cannot hold simultaneously, that is, the dense triangular block is too small or sparse, L is not partitioned and it is treated as a single sparse triangular block. The following contents will show how to further partition the rectangular and dense triangular blocks, if the two conditions can hold.

The rectangular block is trivial to parallelize. However, the dense triangular block involves strong dependencies and it is almost impossible to be solved in parallel, because the rows are almost one-by-one dependent. To realize efficient parallel triangular solving, the rectangular block is further partitioned into several slices, and the dense triangular block is also further partitioned into rectangular slices and triangular pieces, as shown in Fig. 9(b). To simplify the scheduling, the rectangular slices in the rectangular block and the triangular block are merged. The final partitioning scheme is shown in Fig. 9(c). Let m be the number of slices/pieces. The rectangular slices are denoted by  $\mathbf{R_1}, \mathbf{R_2}, \cdots, \mathbf{R_m}$ , and the triangular pieces are denoted by  $\mathbf{T_1}, \mathbf{T_2}, \cdots, \mathbf{T_m}$ . The partitioning positions are denoted by  $P_0, P_1, \cdots, P_m$ , where  $P_m = N$ .

How to determine m should be discussed. The triangular pieces  $(\mathbf{T_1}, \mathbf{T_2}, \cdots, \mathbf{T_m})$  involve strong dependencies so they are solved in sequential. It is well known that the sequential workload will greatly impact the overall parallel efficiency, according to the Amdahl's law [33]. As can be seen, with larger m, the sequential workload of the triangular pieces becomes smaller. However, the relative scheduling overhead becomes higher as the workload of each piece becomes smaller. To balance the benefit and overhead, CKTSO uses m=8. The partitioning positions  $(P_1,\cdots,P_{m-1})$  are simply determined such that the trapezoid slices  $(\mathbf{R_1}|\mathbf{T_1},\mathbf{R_2}|\mathbf{T_2},\cdots,\mathbf{R_m}|\mathbf{T_m})^1$  have the same number of nonzero elements.

```
Input: Matrix L obtained from LU factorization, vector b,
          and partitioning positions P_0, P_1, \cdots, P_{m-1}
  Output: Vector y
y = b;
                                                                    */
  /* Parallel cluster mode in sparse triangular block
2 for level in cluster mode do
       for threads in parallel do
            for row i assigned to this thread do
               Solving kernel (lines 3-6 of Algorithm 2);
       barrier;
  /* Sequential solving for remaining rows in sparse triangular
     block by thread 0
  if this is thread 0 then
       for each remaining row i in sparse triangular block do
           Solving kernel (lines 3-6 of Algorithm 2);
o barrier;
                                                                    */
  /* Trapezoid slices
1 for k = 1 : m do
       /* Parallel solving for a rectangular slice, i.e.,
                                                                    */
          y(P_{k-1} + 1 : P_k) - = \mathbf{R_k} \cdot y(1 : P_{k-1})
       for threads in parallel do
           for row i assigned to this thread do
14
                s = 0:
                for j = 1 : P_{k-1} where \mathbf{L}(i, j) is nonzero do
                 s+=\mathbf{y}(j)\times\mathbf{L}(i,j);
                \mathbf{y}(i) - = s;
       /* Sequential solving for a triangular piece, i.e., solving
          T_k y(P_{k-1} + 1 : P_k) = y(P_{k-1} + 1 : P_k)
       if this is thread 0 then
           for i = P_{k-1} + 1 : P_k do
20
                for j = P_{k-1} + 1 : i - 1 where L(i, j) is
                 nonzero do
                 s+=\mathbf{y}(j)\times\mathbf{L}(i,j);
               \mathbf{y}(i) = (\mathbf{y}(i) - s)/\mathbf{L}(i, i);
       barrier;
```

Algorithm 6: Parallel lower triangular solving of Ly = b

# B. Hybrid Parallel Triangular Solving

After the triangular matrix is partitioned, different parallel solving methods will be used for different sub-matrices, according to the features of the nonzero element distribution. The design of the parallel triangular solving algorithm should fully explore the parallelism with minimum scheduling overhead. Algorithm 6 shows the parallel lower triangular solving algorithm implemented in CKTSO, while the parallel upper triangular solving uses a similar method.

1) Sparse Triangular Block: The sparse triangular block is typically the largest part with the fewest nonzero elements. If the two conditions mentioned in Section V-A cannot hold simultaneously, the entire lower triangular matrix will be treated as a single sparse triangular block. The nonzero elements are distributed very dispersedly in this block. As a result, it is difficult to block the nonzero elements. Hence, CKTSO also employs a levelization-based method to solve this block. According to the inter-row dependencies determined by the

<sup>&</sup>lt;sup>1</sup>Here, the operation | means joining two matrices to get a single matrix.

symbolic structure of the sparse triangular block, a dependency graph can also be built and levelized. Different from parallel numerical factorization which uses hybrid cluster and pipeline modes, when solving the sparse triangular block, CKTSO only parallelizes the rows belonging to the cluster mode, but for the remaining nodes, CKTSO solves them in sequential rather than using the pipeline mode. The reason is explained as follows. If dependent rows are solved by the pipeline mode, in Algorithm 2, when executing line 5:  $s + = \mathbf{y}(j) \times \mathbf{L}(i, j)$  for solving y(i), it needs to wait for y(j) to finish. This implies that, each MAC operation will need a waiting operation. As a result, the parallel overhead will be much higher than the computational workload. In Algorithm 6, lines 2-6 correspond to the parallel cluster mode. After each level is completed, a barrier is needed to synchronize all threads. Lines 7-9 solve the remaining rows in the sparse triangular block in sequential.

2) Rectangular Slices ( $\mathbf{R_k}$ 's) and Triangular Pieces ( $\mathbf{T_k}$ 's): The rectangular slices are of a moderate density and the triangular pieces are the densest part. Each rectangular slice and its corresponding triangular piece form a trapezoid slice  $(\mathbf{R_k}|\mathbf{T_k},\,k=1,2,\cdots,m)$ . The m trapezoid slices are solved one by one (line 11), while each rectangular slice is solved in parallel and each triangular piece is solved in sequential. Each rectangular slice is parallelized in a straightforward way. Since the rows in a rectangular slice are completely independent, they are evenly assigned to all threads, by averaging the number of nonzero elements in the rectangular slice. The computations corresponding to a rectangular slice are equivalent to a general sparse matrix-vector product operation, i.e.,  $\mathbf{y}(P_{k-1}+1:P_k) - = \mathbf{R_k} \cdot \mathbf{y}(1:P_{k-1})$ . Lines 12-17 show the parallel solving part for a rectangular slice. After that, a barrier is needed to synchronize all threads. Then the corresponding triangular piece is solved in sequential, which is exactly a triangular solving, i.e., solving  $\mathbf{T}_{\mathbf{k}}\mathbf{y}(P_{k-1}+1)$ :  $P_k$ ) =  $\mathbf{y}(P_{k-1}+1:P_k)$ . Lines 20-24 show the solving process for a triangular piece.

## C. Setup of Triangular Solving

The above described parallel triangular solving algorithm needs some setup operations. The setup mainly contains 4 operations: 1) triangular matrix partitioning, 2) levelization of the dependency graph of the sparse triangular block, 3) thread workload assignment, and 4) trapezoid slice segmentation. It should be noted that the dependency graph of the sparse triangular block needs not to be explicitly created, because the inter-row dependencies are implied in the symbolic structure of L and U. The setup is needed only once for a specific symbolic structure of the LU factors. However, if the symbolic structure of the LU factors changes due to re-pivoting, the setup needs to be re-performed.

Triangular matrix partitioning first determines the partitioning position  $P_0$ . This is done by traversing from N-1 to 1 to check the two conditions mentioned in Section V-A. If  $P_0$  can be found, the partitioning positions  $P_1, P_2, \cdots, P_{m-1}$  are further determined by averaging the nonzero elements from row  $P_0+1$  to row N. This is simply done by traversing the rows and accumulating the row lengths (i.e., the numbers

of nonzero elements of the rows). If the current accumulated sum is equal to or larger than the average value (i.e., the total number of nonzero elements from row  $P_0+1$  to row N divided by m), the accumulation stops and the currently traversed rows are in a trapezoid slice, and then a new accumulation process will start for the next trapezoid slice. The time complexity of triangular matrix partitioning is O(N).

Levelization of the dependency graph of the sparse triangular block needs to traverse the nonzero elements of the triangular matrix to calculate the levels of the rows. The time complexity is O(NNZ), where NNZ is the number of nonzero elements in the LU factors.

Thread workload assignment uses a similar method to the determination of the partitioning positions  $P_1, P_2, \dots, P_{m-1}$ , to ensure that each thread processes a similar number of nonzero elements. The time complexity of thread workload assignment is O(N).

Trapezoid slice segmentation can speed up the solving process for the trapezoid slices. The nonzero elements in each row of the trapezoid slices need to be divided into two segments, the rectangular slice and the triangular piece. However, since the column indexes of the LU factors are out of order in each row after the up-looking LU factorization, the segmentation is not trivial. Completely sorting each row is unnecessary, but for each row in trapezoid slice  $\mathbf{R_k}|\mathbf{T_k}$ , the nonzero elements before and after  $P_{k-1}$  need to be separated. CKTSO uses an algorithm that is similar to a single step of quicksort. That is, each row is partitioned into two segments by swapping the elements, according to whether their column indexes are less than or greater than  $P_{k-1}$ . The time complexity of trapezoid slice segmentation is O(NNZ). The segmentation of different rows can be trivially parallelized.

In summary, the time complexity of the setup of triangular solving is O(NNZ), which equals the time complexity of triangular solving. According to experiments, the setup time is about  $2\times$  of a solving time. Considering that the symbolic structure of the LU factors can be reused in several tens or more NR iterations in practical SPICE simulations, the setup overhead is negligible.

# VI. EXPERIMENTAL RESULTS

CKTSO is compared with NICSLU [6], [7] and Intel oneMKL PARDISO [9]. NICSLU is a state-of-the-art sparse solver specially designed for circuit simulations, which demonstrates outstanding performance in real circuit and power grid simulation problems [21]-[23], while PARDISO is a general-purpose sparse solver and generally performs the best among a number of popular sparse solvers for noncircuit matrices [34]. Experiments are run on a Linux server equipped with an Intel Xeon Gold 6130 CPU (16 cores, 2.1-3.7GHz, 22MB last-level cache) and 256GB memory. Fiftysix circuit matrices (dimensions from 2,904 to 5,558,326) from the SuiteSparse Matrix Collection [17] are tested. Unless otherwise stated, most benchmark tests correspond to the best case of CKTSO's fast factorization, that is, no re-pivoting happens during pivot check-based fast factorization. General cases that incur re-pivoting are also tested. CKTSO is also




Fig. 10: Comparison on number of fill-ins.




Fig. 11: Comparison on factorization time (the legend "solver-T" means the factorization time of "solver" with T threads).




Fig. 12: Scalability of CKTSO's parallel fast factorization.




Fig. 13: Average speedups (across 56 benchmarks) of LU factorization. NICSLU(o) and PARDISO(o) use the ordering results of CKTSO.

compared with NICSLU in an in-house SPICE simulator for OP and transient simulations.

The 56 benchmarks will be shown in the order of *arithmetic density*, which is defined to be  $\frac{\#FLOPs}{NNZ(\mathbf{L}+\mathbf{U}-\mathbf{I})}$ , where #FLOPs is the number of floating-point operations (FLOPs) involved in numerical LU factorization.

## A. Benchmark Tests

1) Number of Fill-ins: Fig. 10 compares the number of fillins among CKTSO, NICSLU, and PARDISO. NICSLU uses the approximate minimum degree algorithm [11] and its variants [12], while PARDISO uses nested dissection implemented by METIS [31]. On average, NICSLU and PARDISO generate




Fig. 14: Average speedups (across 56 benchmarks) of fast LU factorization in general cases where some runs incur repivoting.

8.8% and 62.3% more fill-ins than CKTSO, respectively. Minimum degree performs well for most benchmarks. Only for a few large-scale, post-layout, or mesh-style benchmarks, such as G3\_circuit, G2\_circuit, memchip, meg1, and FullChip, minimum degree generates significantly more fill-ins than nested dissection. Nested dissection adopted by PARDISO generates more fill-ins than minimum degree for most benchmarks. On average, NICSLU and PARDISO generate 39.8% and 188% more FLOPs than CKTSO, respectively. This comparison reveals that CKTSO generally obtains the fewest fill-ins for a wide range of circuit matrices, by combing minimum degree and nested dissection methods.

2) Performance of Fast Factorization: Fig. 11 compares CKTSO's fast factorization with NICSLU's and PARDISO's factorization. It can be observed that CKTSO generally has the smallest factorization time. CKTSO is the fastest for 50 out of the 56 benchmarks, among the compared solvers. Due to the reduced fill-ins and FLOPs brought by the matrix ordering method, sequential CKTSO is even faster than parallel NICSLU and PARDISO for half of the benchmarks.

Fig. 12 shows the scalability of CKTSO's fast factorization. For the average speedup across the 56 benchmarks, the fast factorization is sped up by  $1.27 \times$ ,  $2.23 \times$ ,  $3.5 \times$ , and  $4.86 \times$  when using 2, 4, 8, and 16 threads, respectively. The scalability tends to be better for matrices with higher arithmetic density. This is easy to understand, since with higher arithmetic density, the relative computational workload is larger and the parallel scheduling overhead is relatively smaller.

When compared with parallel factorization of NICSLU and PARDISO, CKTSO's fast factorization achieves good speedups, as shown in Fig. 13. CKTSO is consistently more than 9× faster than PARDISO on average, when both solvers use 1, 4, 8, and 16 threads, respectively. CKTSO's parallel fast factorization shows better scalability than both NICSLU's and PARDISO's parallel factorization, as the average speedups increase with parallelism increasing. When the solvers all use 16 threads, CKTSO is on average 5.9× and 11.9× faster than NICSLU and PARDISO, respectively. CKTSO's parallel fast factorization is also compared with CKTSO's parallel re-factorization, and the average speedups are consistently about 0.8. This implies that the proposed fast factorization has similar scalability to re-factorization. To eliminate the impact of matrix ordering, Fig. 13 also compares CKTSO with

NICSLU and PARDISO when the latter two use the ordering results of CKTSO, denoted as NICSLU(o) and PARDISO(o). In this case, CKTSO is on average  $1.21\times$ ,  $2.74\times$ ,  $3.71\times$ , and  $4.69\times$  faster than NICSLU(o) when using 1, 4, 8, and 16 threads, respectively. The performance of PARDISO(o) is improved by  $2-3\times$  when using CKTSO's ordering, but CKTSO is still about  $4\times$  faster than PARDISO(o) on average.

To evaluate the general case of fast factorization, each matrix is factorized 100 times where 3%, 5%, and 10% runs are randomly selected to perform re-pivoting. If a run is selected to perform re-pivoting, the re-pivoting row is randomly selected from [1,N]. The average factorization time of 100 runs is evaluated as the general-case performance and compared with the performance of NICSLU and PARDISO, as shown in Fig. 14. The increase of the number of runs that incur re-pivoting slightly decreases the speedups. However, even with 10% runs incurring re-pivoting, the speedups are dropped only by about 20%.

3) Performance of Triangular Solving: Fig. 15 compares the triangular solving time. NICSLU only has sequential solving. Like LU factorization, CKTSO also generally has the smallest solving time. CKTSO is the fastest for 49 out of the 56 benchmarks, among the compared solvers.

Fig. 16 shows the scalability of CKTSO's parallel solving. On average, CKTSO's parallel solving achieves  $1.2\times$ ,  $1.63\times$ ,  $2.04\times$ , and  $2.3\times$  speedups when using 2, 4, 8, and 16 threads, respectively. The scalability of solving is lower than that of LU factorization, due to the smaller computational workload and lower parallelism of triangular solving.

As shown in Fig. 17, when compared with NICSLU's sequential solving, CKTSO's parallel solving achieves 1.37-2.89× average speedups when CKTSO uses 1-16 threads. When compared with PARDISO, CKTSO's solving consistently shows high speedups (2.7-3.3×), when both solvers use 1-16 threads. When NICSLU and PARDISO use CKTSO's ordering results, CKTSO's solving is 1.15-2.15× faster than NICSLU(o)'s. PARDISO does not support parallel solving when using external ordering and CKTSO's solving is 2.65-6.1× faster than PARDISO's on average.

## B. SPICE Simulation Tests

To evaluate the performance of CKTSO in real SPICE simulations, CKTSO and NICSLU are integrated in an in-house SPICE simulator, respectively. The parallel fast factorization is evaluated in OP simulations of nonlinear circuits, while the parallel triangular solving is evaluated in transient simulations of linear circuits.

Table I compares the OP simulation time of 5 nonlinear circuits. Both CKTSO and NICSLU use 16 threads for factorization and 1 thread for triangular solving. CKTSO achieves an average speedup of  $2.38 \times$  compared with NICSLU in total OP simulation time. Note that besides the sparse solver, there are other core operations (e.g., transistor model evaluation) in a SPICE simulation which cost about half time, so the speedups of the OP simulation time are lower than those of pure LU factorization which are shown in Fig. 13. As expected, for most NR iterations, CKTSO computes the entire




Fig. 15: Comparison on triangular solving time (the legend "solver-T" means the factorization time of "solver" with T threads).




Fig. 16: Scalability of CKTSO's parallel triangular solving.




Fig. 17: Average speedups (across 56 benchmarks) of triangular solving. NICSLU(o) and PARDISO(o) use the ordering results of CKTSO.

matrix without re-pivoting, which is the main motivation of designing CKTSO. There are indeed some iterations incurring re-pivoting. Generally, re-pivoting happens when the difference between the solutions of two successive NR iterations is large. This usually implies a sharp change in the convergence path of the NR method which is typically caused by significant changes in the matrix values. This explains the necessity of using the proposed fast factorization algorithm to replace pure re-factorization without pivoting, as the latter may generate inaccurate solutions in those iterations that need re-pivoting.

Table II compares the transient simulation time of 6 ibmpg circuits [35]. Each circuit simulation executes one LU factorization and 1000 triangular solvings (1000 time nodes with a fixed time step). Triangular solving spends about 3/4 of the total simulation time for these cases. CKTSO-1 and

TABLE I: Comparison on SPICE OP simulation time of nonlinear circuits.

#Nodes <sup>a</sup>	Dim.b	NICSLU-16 Time/s #Iter.		Time/s	CKTSO- #Iter.	16 #Re-piv. <sup>c</sup>
11705	12088	2.196	89	0.765	89	3
26564	46820	6.098	236	5.722	236	2
63013	63929	22.36	133	9.029	133	3
341965	344285	470.4	305	197.4	305	14
564985	567895	8722	1939	2810	1997	26

<sup>&</sup>lt;sup>a</sup> Number of nodes in the circuit, which is reported by the simulator.

TABLE II: Comparison on SPICE transient simulation time of linear circuits.

Circuit	#Nodes	Dim.	NICSLU-1 Time/s	CKTSO-1 Time/s	CKTSO-16 Time/s
ibmpg1t	39681	53988	1.56	1.56	1.42
ibmpg2t	164238	164567	15.79	14.36	8.49
ibmpg3t	1041535	1042489	187	125.5	53.9
ibmpg4t	1212365	1213326	224.3	148.4	67.9
ibmpg5t	1552785	2091871	212.5	167.5	76.4
ibmpg6t	2367183	3203421	290.4	236	101.6

CKTSO-16 achieve average speedups of  $1.27\times$  and  $2.56\times$  compared with NICSLU-1 in transient simulations, respectively. CKTSO-16 is on average  $1.97\times$  faster than CKTSO-1 in transient simulations.

<sup>&</sup>lt;sup>b</sup> Dimension of the created matrix.

<sup>&</sup>lt;sup>c</sup> Number of iterations in which re-pivoting happens.

#### VII. CONCLUSIONS

Conventionally, in many practical applications, sparse solvers are usually made as black boxes and used as standalone modules. However, if the special features of the matrices involved in the targeted application are taken into account, the solver design can be more dedicated for elevating performance. This paper introduces CKTSO, a parallel sparse linear solver specially optimized for SPICE simulators. By considering the features of the matrix sparsity and the slow change in matrix values in SPICE simulations, the three steps of a sparse direct solver, pre-processing, numerical factorization, and triangular solving, have been elaborated. Both benchmark tests and SPICE simulation tests have revealed the superior performance of CKTSO, in comparison with state-of-the-art solvers.

#### REFERENCES

- L. W. Nagel and D. Pederson, "SPICE (Simulation Program with Integrated Circuit Emphasis)," EECS Department, University of California, Berkeley, Tech. Rep. UCB/ERL M382, Apr 1973. [Online]. Available: http://www2.eecs.berkeley.edu/Pubs/TechRpts/1973/22871.html
- [2] R. Daniels, H. V. Sosen, and H. Elhak, "Accelerating Analog Simulation with HSPICE Precision Parallel Technology," Synopsys Corporation, Tech. Rep., 2010.
- [3] T. A. Davis, S. Rajamanickam, and W. M. Sid-Lakhdar, "A survey of direct methods for sparse linear systems," *Acta Numerica*, vol. 25, pp. 383–566, 2016.
- [4] T. A. Davis and E. P. Natarajan, "Algorithm 907: KLU, A Direct Sparse Solver for Circuit Simulation Problems," ACM Trans. Math. Softw., vol. 37, no. 3, pp. 36:1–36:17, Sep. 2010.
- [5] J. R. Gilbert and T. Peierls, "Sparse partial pivoting in time proportional to arithmetic operations," SIAM J. Sci. Statist. Comput., vol. 9, no. 5, pp. 862–874, 1988.
- [6] X. Chen, Y. Wang, and H. Yang, "NICSLU: An Adaptive Sparse Matrix Solver for Parallel Circuit Simulation," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, vol. 32, no. 2, pp. 261–274, 2013.
- [7] X. Chen, W. Wu, Y. Wang, H. Yu, and H. Yang, "An EScheduler-Based Data Dependence Analysis and Task Scheduling for Parallel Circuit Simulation," *IEEE Transactions on Circuits and Systems II: Express Briefs*, vol. 58, no. 10, pp. 702–706, 2011.
- [8] J. D. Booth, S. Rajamanickam, and H. Thornquist, "Basker: A Threaded Sparse LU Factorization Utilizing Hierarchical Parallelism and Data Layouts," in 2016 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW), 2016, pp. 673–682.
- [9] O. Schenk and K. Gärtner, "Solving unsymmetric sparse systems of linear equations with PARDISO," *Future Generation Computer Systems*, vol. 20, no. 3, pp. 475–487, 2004.
- [10] O. Schenk, K. Gärtner, W. Fichtner, and A. Stricker, "PARDISO: A High-Performance Serial and Parallel Sparse Linear Solver in Semiconductor Device Simulation," *Future Gener. Comput. Syst.*, vol. 18, no. 1, pp. 69–78, Sep. 2001.
- [11] P. R. Amestoy, T. A. Davis, and I. S. Duff, "Algorithm 837: AMD, an approximate minimum degree ordering algorithm," *ACM Trans. Math. Softw.*, vol. 30, no. 3, p. 381–388, sep 2004.
- [12] G. Reißig, "Local fill reduction techniques for sparse symmetric linear systems," *Electrical Engineering*, vol. 89, no. 8, pp. 639–652, 2007.
- [13] J. W. H. Liu, "Modification of the minimum-degree algorithm by multiple elimination," ACM Trans. Math. Softw., vol. 11, no. 2, p. 141–153, jun 1985.
- [14] M. S. Khaira, G. L. Miller, and T. J. Sheffler, Nested Dissection: A survey and comparison of various nested dissection algorithms. Carnegie-Mellon University. Department of Computer Science, 1992.
- [15] X. Chen, "Numerically-Stable and Highly-Scalable Parallel LU Factorization for Circuit Simulation," in 2022 IEEE/ACM International Conference On Computer Aided Design (ICCAD), 2022, pp. 1–9.
- [16] J. W. H. Liu, "The role of elimination trees in sparse factorization," SIAM J. Matrix Anal. Appl., vol. 11, no. 1, pp. 134–172, 1990.
- [17] T. A. Davis, "SuiteSparse Matrix Collection." [Online]. Available: https://sparse.tamu.edu/
- [18] X. Chen, Y. Wang, and H. Yang, Parallel sparse direct solver for integrated circuit simulation. Springer, 2017.

- [19] X. S. Li, "An overview of SuperLU: Algorithms, implementation, and user interface," ACM Trans. Math. Softw., vol. 31, no. 3, p. 302–325, sep 2005.
- [20] T. A. Davis, "Algorithm 832: UMFPACK V4.3—an unsymmetric-pattern multifrontal method," ACM Trans. Math. Softw., vol. 30, no. 2, pp. 196– 199, Jun. 2004.
- [21] Y. Chen, M. Rice, K. Glaesemann, and Z. Huang, "Sub-second state estimation implementation and its evaluation with real data," in 2015 IEEE Power Energy Society General Meeting, 2015, pp. 1–5.
- [22] L. Razik, L. Schumacher, A. Monti, A. Guironnet, and G. Bureau, "A comparative analysis of lu decomposition methods for power system simulations," in 2019 IEEE Milan PowerTech, 2019, pp. 1–6.
- [23] Y. Chen, K. Glaesemann, M. Rice, and Z. Huang, "Integrated State Estimation and Contingency Analysis Software Implementation using High Performance Computing Techniques," *IFAC-PapersOnLine*, vol. 48, no. 30, pp. 227–232, 2015.
- [24] M. Bollhöfer, O. Schenk, R. Janalik, S. Hamm, and K. Gullapalli, "State-of-the-art sparse direct solvers," *Parallel algorithms in computational science and engineering*, pp. 3–33, 2020.
- [25] J. Park, M. Smelyanskiy, N. Sundaram, and P. Dubey, "Sparsifying Synchronization for High-Performance Shared-Memory Sparse Triangular Solver," in *Supercomputing*, 2014, pp. 124–140.
- [26] A. M. Bradley, A Hybrid Multithreaded Direct Sparse Triangular Solver, pp. 13–22.
- [27] X. Xiong and J. Wang, "Parallel forward and back substitution for efficient power grid simulation," in 2012 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 2012, pp. 660–663.
- [28] I. S. Duff and J. Koster, "On Algorithms For Permuting Large Entries to the Diagonal of a Sparse Matrix," SIAM Journal on Matrix Analysis and Applications, vol. 22, no. 4, pp. 973–996, 2001.
- [29] —, "The design and use of algorithms for permuting large entries to the diagonal of sparse matrices," SIAM Journal on Matrix Analysis and Applications, vol. 20, no. 4, pp. 889–901, 1999.
- [30] M. Yannakakis, "Computing the Minimum Fill-In is NP-Complete," SIAM J. Algebraic Discrete Methods, vol. 2, no. 1, p. 77–79, mar 1981.
- [31] G. Karypis and V. Kumar, "A fast and high quality multilevel scheme for partitioning irregular graphs," *SIAM Journal on scientific Computing*, vol. 20, no. 1, pp. 359–392, 1998.
- [32] J. W. H. Liu, "The Minimum Degree Ordering with Constraints," SIAM Journal on Scientific and Statistical Computing, vol. 10, no. 6, pp. 1136– 1145, 1989.
- [33] G. M. Amdahl, "Validity of the single processor approach to achieving large scale computing capabilities," in *Proceedings of the April 18-20*, 1967, Spring Joint Computer Conference, 1967, p. 483–485.
- [34] N. I. M. Gould, J. A. Scott, and Y. Hu, "A Numerical Evaluation of Sparse Direct Solvers for the Solution of Large Sparse Symmetric Linear Systems of Equations," ACM Trans. Math. Softw., vol. 33, no. 2, pp. 10– es, jun 2007.
- [35] "IBM Power Grid Benchmarks." [Online]. Available: https://web.ece.ucsb.edu/ lip/PGBenchmarks/ibmpgbench.html



**Xiaoming Chen** (S'12-M'15) received the BS and PhD degrees in electronic engineering from Tsinghua University, Beijing, China, in 2009 and 2014, respectively.

He is a Professor with Institute of Computing Technology, Chinese Academy of Sciences. His research interests include design automation for integrated circuits and computer architectures. He has published 1 Springer book and about 130 papers in DAC, ICCAD, DATE, MICRO, HPCA, ASPLOS, IEEE TCAD, IEEE TC, IEEE TPDS, etc.

His researches have been adopted by commercial EDA software. He was a recipient of the NSFC Excellent Young Scientists Fund, 2016 European Design and Automation Association (EDAA) Outstanding Dissertation Award, 2018 DAMO Academy Young Fellow Award, 2023 Hot Paper Award of SCIENCE CHINA Information Sciences, and ASP-DAC 2022 Best Paper Award.