
# Design Tradeoffs in Sequential Circuits


- The end of Moore's Law is transforming computing
  - Past 50+ years: Exponential growth in transistors per chip (~2x/2 years)
  - Now/soon: How to improve performance without more or faster transistors?

- The end of Moore's Law is transforming computing
  - Past 50+ years: Exponential growth in transistors per chip (~2x/2 years)
  - Now/soon: How to improve performance without more or faster transistors?

#### **Parallelism**




- The end of Moore's Law is transforming computing
  - Past 50+ years: Exponential growth in transistors per chip (~2x/2 years)
  - Now/soon: How to improve performance without more or faster transistors?




#### **Specialization**



- The end of Moore's Law is transforming computing
  - Past 50+ years: Exponential growth in transistors per chip (~2x/2 years)
  - Now/soon: How to improve performance without more or faster transistors?



- The end of Moore's Law is transforming computing
  - Past 50+ years: Exponential growth in transistors per chip (~2x/2 years)
  - Now/soon: How to improve performance without more or faster transistors?



Many companies now building custom hardware

- The end of Moore's Law is transforming computing
  - Past 50+ years: Exponential growth in transistors per chip (~2x/2 years)
  - Now/soon: How to improve performance without more or faster transistors?

# Parallelism Output O

Core

#### **Specialization**



Potential for ~1000x higher performance


Many companies now building custom hardware

You are likely to build or interact closely with specialized hardware in your career!

 Most of the area in modern processors is spent on specialized units, not general-purpose cores


 Most of the area in modern processors is spent on specialized units, not general-purpose cores

Intel Sandy Bridge (2010) 216mm<sup>2</sup>, 1.1B transistors, 32nm




 Most of the area in modern processors is spent on specialized units, not general-purpose cores

Intel Sandy Bridge (2010) 216mm<sup>2</sup>, 1.1B transistors, 32nm




 Most of the area in modern processors is spent on specialized units, not general-purpose cores

Intel Sandy Bridge (2010) 216mm<sup>2</sup>, 1.1B transistors, 32nm




Apple M1 Max (2021) 420mm<sup>2</sup>, 57B transistors, 5nm




 Most of the area in modern processors is spent on specialized units, not general-purpose cores

Intel Sandy Bridge (2010) 216mm<sup>2</sup>, 1.1B transistors, 32nm




Apple M1 Max (2021) 420mm<sup>2</sup>, 57B transistors, 5nm




 Most of the area in modern processors is spent on specialized units, not general-purpose cores

Intel Sandy Bridge (2010) 216mm<sup>2</sup>, 1.1B transistors, 32nm



Apple M1 Max (2021) 420mm<sup>2</sup>, 57B transistors, 5nm




- Google TPU (2016+) is a specialized chip and system for deep learning
- Tesla builds custom chips for autonomous driving (FSD) and DNN training (Dojo)
- Microsoft and Amazon use FPGA accelerators in their datacenters



Google, 2017



Tesla, 2019




Microsoft, 2014 [Catapult ISCA 2014]


- Google TPU (2016+) is a specialized chip and system for deep learning
- Tesla builds custom chips for autonomous driving (FSD) and DNN training (Dojo)
- Microsoft and Amazon use FPGA accelerators in their datacenters
- None of these companies built chips ~10 years ago!



Google, 2017



Tesla, 2019




Microsoft, 2014 [Catapult ISCA 2014]


- Google TPU (2016+) is a specialized chip and system for deep learning
- Tesla builds custom chips for autonomous driving (FSD) and DNN training (Dojo)
- Microsoft and Amazon use FPGA accelerators in their datacenters
- None of these companies built chips ~10 years ago!
- It is likely that you will build or closely interact with specialized hardware
  - Limited abstraction
  - Using these systems well requires understanding hardware design



Google, 2017



Tesla, 2019



Microsoft, 2014 [Catapult ISCA 2014]

#### Lecture Outline

- Examine design tradeoffs in digital logic: throughput, latency, and area
  - Power & energy are important, but out of scope for 6.004
  - Case study: Multiplier

- Study how to generalize an FSM to solve multiple problems
  - First step towards building a general-purpose processor!

 There are many possible implementations of the same functionality, with different area-time-power tradeoffs


- There are many possible implementations of the same functionality, with different area-time-power tradeoffs
- Optimization metrics:
  - 1. Throughput
  - 2. Latency

- There are many possible implementations of the same functionality, with different area-time-power tradeoffs
- Optimization metrics:
  - 1. Throughput
  - 2. Latency
  - 3. Area of the design

- There are many possible implementations of the same functionality, with different area-time-power tradeoffs
- Optimization metrics:
  - 1. Throughput
  - 2. Latency
  - 3. Area of the design
  - 4. Power consumption
  - 5. Energy of executing a task

- There are many possible implementations of the same functionality, with different area-time-power tradeoffs
- Optimization metrics:
  - 1. Throughput
  - 2. Latency
  - 3. Area of the design
  - 4. Power consumption
  - 5. Energy of executing a task
  - 6....

- There are many possible implementations of the same functionality, with different area-time-power tradeoffs
- Optimization metrics:
  - 1. Throughput
  - 2. Latency
  - 3. Area of the design
  - 4. Power consumption
  - 5. Energy of executing a task
  - 6....




- There are many possible implementations of the same functionality, with different area-time-power tradeoffs
- Optimization metrics:
  - 1. Throughput
  - 2. Latency
  - 3. Area of the design
  - 4. Power consumption
  - 5. Energy of executing a task

6....



VS.





Justin14 (CC BY-SA 4.0)

# Benefits of Sequential Logic

- Sequential circuits can implement more computations than combinational circuits
  - Variable amount of input and/or output
  - Variable number of steps

# Benefits of Sequential Logic

- Sequential circuits can implement more computations than combinational circuits
  - Variable amount of input and/or output
  - Variable number of steps
- Even when combinational circuits suffice, sequential circuits allow more design tradeoffs


# Benefits of Sequential Logic

- Sequential circuits can implement more computations than combinational circuits
  - Variable amount of input and/or output
  - Variable number of steps
- Even when combinational circuits suffice, sequential circuits allow more design tradeoffs
  - Pipelined circuits improve throughput by decreasing clock period and overlapping multiple computations
  - Multi-cycle / folded circuits reduce area by reusing a small amount of combinational logic over multiple cycles

# Reminder: Multiplication by repeated addition

```
b Multiplicand 1101
                       (13)
a Multiplier * 1011
                       (11)
tp
               0000
m0
               1101
tp
             01101
m1
              1101
tp
            100111
m2
            0000
tp
           0100111
m3
         + 1101
tp
                       (143)
          10001111
   mi = (a[i]==0)? 0 : b;
```

Implementation: Cascade of N-1 N-bit adders




$$mi = (a[i]==0)? 0 : b;$$

The "Binary" Multiplication Table


*	0	1
0	0	0
1	0	1


$$mi = (a[i]==0)? 0 : b;$$






$$mi = (a[i]==0)? 0 : b;$$








Multiplying N-digit number by M-digit number gives (N+M)-digit result

#### Implementation of mi




Multiplying N-digit number by M-digit number gives (N+M)-digit result


Easy part: forming partial products (bunch of AND gates)

Hard part: adding M N-bit partial products


### Combinational Multiplier Redrawn Using ripple-carry adders




### Combinational Multiplier Redrawn Using ripple-carry adders




### Combinational Multiplier Redrawn Using ripple-carry adders




## Combinational Multiplier Redrawn Using ripple-carry adders




## Combinational Multiplier Redrawn Using ripple-carry adders





#### Combinational Multiplier Redrawn Using ripple-carry adders





March 29, 2022























MIT 6.004 Spring 2022





MIT 6.004 Spring 2022


March 29, 2022




































- Combinational circuits often have repetitive logic
  - Example: N-bit multiplier has N-1 adders

- Combinational circuits often have repetitive logic
  - Example: N-bit multiplier has N-1 adders
- Folded circuits use less combinational logic, reuse it over multiple cycles
  - Example: Implement multiplication with one adder, taking
     N cycles to perform the additions

- Combinational circuits often have repetitive logic
  - Example: N-bit multiplier has N-1 adders
- Folded circuits use less combinational logic, reuse it over multiple cycles
  - Example: Implement multiplication with one adder, taking
     N cycles to perform the additions




```
Init: P\leftarrow 0, load A\&B

Repeat N times {
    P\leftarrow P+(A_{LSB}==1~?~B~:~0)
    shift S_N, P, A right one bit
}

Done: 2N-bit result in P, A
```

- Combinational circuits often have repetitive logic
  - Example: N-bit multiplier has N-1 adders
- Folded circuits use less combinational logic, reuse it over multiple cycles
  - Example: Implement multiplication with one adder, taking
     N cycles to perform the additions



```
Init: P←0, load A&B


Repeat N times {
   P ← P + (A<sub>LSB</sub>==1 ? B : 0)
   shift S<sub>N</sub>,P,A right one bit
}

Done: 2N-bit result in P,A
```


Tradeoff: reduced area, but lower throughput

#### Summary: Design Alternatives


Several combinational modules in one pipeline stage (A)



One module per pipeline stage (B)




Folded reuse a block, multi-cycle (C)




#### Summary: Design Alternatives


Several combinational modules in one pipeline stage (A)



One module per pipeline stage (B)




Folded reuse a block, multi-cycle (C)




#### Summary: Design Alternatives


Several combinational modules in one pipeline stage (A)




One module per pipeline stage (B)




Folded reuse a block, multi-cycle (C)




Several combinational modules in one pipeline stage (A)




One module per pipeline stage (B)







Several combinational modules in one pipeline stage (A)




One module per pipeline stage (B)







Several combinational modules in one pipeline stage (A)




One module per pipeline stage (B)







Several combinational modules in one pipeline stage (A)




One module per pipeline stage (B)







Several combinational modules in one pipeline stage (A)




One module per pipeline stage (B)







Several combinational modules in one pipeline stage (A)




One module per pipeline stage (B)







Several combinational modules in one pipeline stage (A)




One module per pipeline stage (B)







Several combinational modules in one pipeline stage (A)




One module per pipeline stage (B)







Several combinational modules in one pipeline stage (A)




One module per pipeline stage (B)







Several combinational modules in one pipeline stage (A)




One module per pipeline stage (B)







Several combinational modules in one pipeline stage (A)



One module per pipeline stage (B)



Folded reuse a block, multi-cycle (C)




Clock?


Latency?

Area?


Several combinational modules in one pipeline stage (A)



One module per pipeline stage (B)




Folded reuse a block, multi-cycle (C)




Latency?

Area?


Several combinational modules in one pipeline stage (A)



One module per pipeline stage (B)




Folded reuse a block, multi-cycle (C)




Latency?

Area: C < A < B


Several combinational modules in one pipeline stage (A)



One module per pipeline stage (B)




Folded reuse a block, multi-cycle (C)




Latency: A < B < C

Area: C < A < B


Several combinational modules in one pipeline stage (A)



One module per pipeline stage (B)



Folded reuse a block, multi-cycle (C)



Latency: A < B < C

Throughput: C < A < B

Area: C < A < B

- To analyze latency and throughput, so far we've assumed t<sub>CLK</sub> depends only on our circuit
  - So lower t<sub>PD</sub> → lower t<sub>CLK</sub> → lower latency & higher throughput

- To analyze latency and throughput, so far we've assumed t<sub>CLK</sub> depends only on our circuit
  - So lower t<sub>PD</sub> → lower t<sub>CLK</sub> → lower latency & higher throughput
- In practice, other constraints may set t<sub>CLK</sub>
  - Propagation delay of other circuits
  - Limits on power consumption

- To analyze latency and throughput, so far we've assumed t<sub>CLK</sub> depends only on our circuit
  - So lower t<sub>PD</sub> → lower t<sub>CLK</sub> → lower latency & higher throughput
- In practice, other constraints may set t<sub>CLK</sub>
  - Propagation delay of other circuits
  - Limits on power consumption
- When our own circuit is not limiting t<sub>CLK</sub>, throughput and latency tradeoffs change

- To analyze latency and throughput, so far we've assumed t<sub>CLK</sub> depends only on our circuit
  - So lower t<sub>PD</sub> → lower t<sub>CLK</sub> → lower latency & higher throughput
- In practice, other constraints may set t<sub>CLK</sub>
  - Propagation delay of other circuits
  - Limits on power consumption
- When our own circuit is not limiting t<sub>CLK</sub>, throughput and latency tradeoffs change
  - Example: 4-stage vs. 2-stage pipeline

- To analyze latency and throughput, so far we've assumed t<sub>CLK</sub> depends only on our circuit
  - So lower t<sub>PD</sub> → lower t<sub>CLK</sub> → lower latency & higher throughput
- In practice, other constraints may set t<sub>CLK</sub>
  - Propagation delay of other circuits
  - Limits on power consumption
- When our own circuit is not limiting t<sub>CLK</sub>, throughput and latency tradeoffs change
  - Example: 4-stage vs. 2-stage pipeline
    - If  $t_{CLK,4stage} = t_{CLK,2stage}/2$ ?

- To analyze latency and throughput, so far we've assumed t<sub>CLK</sub> depends only on our circuit
  - So lower t<sub>PD</sub> → lower t<sub>CLK</sub> → lower latency & higher throughput
- In practice, other constraints may set t<sub>CLK</sub>
  - Propagation delay of other circuits
  - Limits on power consumption
- When our own circuit is not limiting t<sub>CLK</sub>, throughput and latency tradeoffs change
  - Example: 4-stage vs. 2-stage pipeline
    - If  $t_{CLK,4stage} = t_{CLK,2stage}/2$ ? Throughput: 2x, Latency: 1x

- To analyze latency and throughput, so far we've assumed t<sub>CLK</sub> depends only on our circuit
  - So lower t<sub>PD</sub> → lower t<sub>CLK</sub> → lower latency & higher throughput
- In practice, other constraints may set t<sub>CLK</sub>
  - Propagation delay of other circuits
  - Limits on power consumption
- When our own circuit is not limiting t<sub>CLK</sub>, throughput and latency tradeoffs change
  - Example: 4-stage vs. 2-stage pipeline
    - If  $t_{CLK,4stage} = t_{CLK,2stage}/2$ ? Throughput: 2x, Latency: 1x
    - If  $t_{CLK,4stage} = t_{CLK,2stage}$ ?


- To analyze latency and throughput, so far we've assumed t<sub>CLK</sub> depends only on our circuit
  - So lower t<sub>PD</sub> → lower t<sub>CLK</sub> → lower latency & higher throughput
- In practice, other constraints may set t<sub>CLK</sub>
  - Propagation delay of other circuits
  - Limits on power consumption
- When our own circuit is not limiting t<sub>CLK</sub>, throughput and latency tradeoffs change
  - Example: 4-stage vs. 2-stage pipeline

```
• If t_{CLK,4stage} = t_{CLK,2stage}/2? Throughput: 2x, Latency: 1x
```


• If  $t_{CLK,4stage} = t_{CLK,2stage}$  ? Throughput: 1x, Latency: 2x

 We can increase throughput by replicating a circuit and using the copies in parallel


- We can increase throughput by replicating a circuit and using the copies in parallel
- Example: Using two pipelined circuits in parallel




- We can increase throughput by replicating a circuit and using the copies in parallel
- Example: Using two pipelined circuits in parallel




- We can increase throughput by replicating a circuit and using the copies in parallel
- Example: Using two pipelined circuits in parallel




- We can increase throughput by replicating a circuit and using the copies in parallel
- Example: Using two pipelined circuits in parallel




- We can increase throughput by replicating a circuit and using the copies in parallel
- Example: Using two pipelined circuits in parallel




- We can increase throughput by replicating a circuit and using the copies in parallel
- Example: Using two pipelined circuits in parallel



- We can increase throughput by replicating a circuit and using the copies in parallel
- Example: Using two pipelined circuits in parallel



- We can increase throughput by replicating a circuit and using the copies in parallel
- Example: Using two pipelined circuits in parallel




- Processes two values each cycle
- Metrics vs a single pipeline: Clock?

Latency?

Throughput?

Area?


- We can increase throughput by replicating a circuit and using the copies in parallel
- Example: Using two pipelined circuits in parallel



- Processes two values each cycle
- Metrics vs a single pipeline: Clock? Same Latency? Throughput?

Area?


- We can increase throughput by replicating a circuit and using the copies in parallel
- Example: Using two pipelined circuits in parallel



- Processes two values each cycle
- Metrics vs a single pipeline: Clock? Same Latency? Same Throughput?

Area?

- We can increase throughput by replicating a circuit and using the copies in parallel
- Example: Using two pipelined circuits in parallel




Processes two values each cycle

Metrics vs a single pipeline: Clock? Same Latency? Same Throughput? 2x Area?

March 29, 2022 MIT 6.004 Spring 2022 L13-16

- We can increase throughput by replicating a circuit and using the copies in parallel
- Example: Using two pipelined circuits in parallel




- Processes two values each cycle
- Metrics vs a single pipeline: Clock? Same Latency? Same Throughput? 2x Area? 2x

March 29, 2022 MIT 6.004 Spring 2022 L13-16


Consider the following two multipliers



Consider the following two multipliers




Consider the following two multipliers




Can you design a circuit that uses FoldedMul to achieve the same throughput as PipedMul?


Consider the following two multipliers




Can you design a circuit that uses FoldedMul to achieve the same throughput as PipedMul?



Consider the following two multipliers



Can you design a circuit that uses FoldedMul to achieve the same throughput as PipedMul?



# Software vs. Hardware Design Timing is the key difference

- 1. Software interfaces (even instructions) are timing-independent
  - Specify what should happen, not when

# Software vs. Hardware Design Timing is the key difference

- 1. Software interfaces (even instructions) are timing-independent
  - Specify what should happen, not when

```
while (b != 0) {
    a = a * b;
    b = b - 1;
}
loop: mv a1, s0
    call mul
    addi s0, s0, -1
    beqz s0, loop
```

# Software vs. Hardware Design Timing is the key difference

- 1. Software interfaces (even instructions) are timing-independent
  - Specify what should happen, not when

```
while (b != 0) {
    a = a * b;
    b = b - 1;
}
loop: mv a1, s0
    call mul
    addi s0, s0, -1
beqz s0, loop
```

- 2. Hardware design is all about timing
  - Specify what happens on every clock cycle...
  - ...which itself determines the length of the clock cycle

```
module Factorial;

Reg#(Word) a(0);

Reg#(Word) b(0);

rule step;

...

Comb.
logic
next
state
```

March 29, 2022 MIT 6.004 Spring 2022 L13-18

# From Special-Purpose FSMs to General-Purpose Processors

#### 6.004 So Far

Finite State Machines

Sequential Elements

Combinational Logic

**CMOS Gates** 

**Transistors** 

#### 6.004 So Far

## Finite State Machines

Sequential Elements

Combinational Logic

**CMOS Gates** 

**Transistors** 

- What can you do with these?
  - Take a (solvable) problem
  - Design a procedure (recipe) to solve the problem
  - Design a finite state machine that implements the procedure and solves the problem

#### 6.004 So Far

## Finite State Machines

Sequential Elements

Combinational Logic

**CMOS Gates** 

Transistors

- What can you do with these?
  - Take a (solvable) problem
  - Design a procedure (recipe) to solve the problem
  - Design a finite state machine that implements the procedure and solves the problem
- What you'll be able to do after this week:
  - Design a machine that can solve any solvable problem, given enough time and memory (a general-purpose computer)

Let's design a circuit to compute factorial(N)


Let's design a circuit to compute factorial(N)

```
Python:
a = 1
b = N
while b != 0:
    a = a * b
     b = b - 1
C:
int a = 1;
int b = N;
while (b != 0) {
     a = a * b;
     b = b - 1;
```


#### Let's design a circuit to compute factorial(N)


#### Python: a = 1b = Nwhile b != 0: a = a \* bb = b - 1**C**: int a = 1; int b = N; while (b != 0) { a = a \* b;b = b - 1;

#### High-level FSM:




- Describes cycle-by-cycle behavior
- Registers (a, b)
- States (start, loop, done)
- Boolean transitions (b==0, b!=0)
- Register assignments in states (e.g., a ← a \* b)







Implement registers





Implement registers







- Implement registers
- Implement combinational circuit for each assignment









- Implement registers
- Implement combinational circuit for each assignment











- Implement registers
- Implement combinational circuit for each assignment













- Implement registers
- Implement combinational circuit for each assignment




March 29, 2022 MIT 6.004 Spring 2022 L13-22




b <= b

- Implement registers
- Implement combinational circuit for each assignment




b <= b




b <= b

- Implement registers
- Implement combinational circuit for each assignment





b <= b



a <= 1 a <= a \* b a <= a b <= N b <= b - 1 b <= b


- Implement registers
- Implement combinational circuit for each assignment
- Connect to input muxes






a <= 1 a <= a \* b a <= a b <= b <= b


- Implement registers
- Implement combinational circuit for each assignment
- Connect to input muxes






a <= 1 a <= a \* b a <= a b <= b <= b


- Implement registers
- Implement combinational circuit for each assignment
- Connect to input muxes






March 29, 2022 MIT 6.004 Spring 2022


L13-23



 Implement combinational logic for transition conditions




March 29, 2022 MIT 6.004 Spring 2022 L13-23




a <= 1 a <= a \* b a <= a b <= N b <= b - 1 b <= b

- Implement combinational logic for transition conditions
- Implement control FSM:
  - States: High-level FSM states
  - Inputs: Transition conditions
  - Outputs: Mux select signals




March 29, 2022 MIT 6.004 Spring 2022 L13-23



a <= a \* b a <= a a <= 1 b <= b - 1 b <= b  $b \le N$ 

- Implement combinational logic for transition conditions
- Implement control FSM:
  - States: High-level FSM states
  - Inputs: Transition conditions
  - Outputs: Mux select signals



S	Z	wa <sub>SEL</sub>	wb <sub>SEL</sub>	S'
0	0	2	0	1
0	1	2	0	1
1	0	1	1	1
1	1	1	1	2
2	0	0	2	2
2	1	0	2	2

MIT 6.004 Spring 2022


#### Programming the Datapath

- We can use our factorial datapath and change the control FSM to solve other problems! Examples:
  - Multiplication
  - Squaring


#### Programming the Datapath

- We can use our factorial datapath and change the control FSM to solve other problems! Examples:
  - Multiplication
  - Squaring
- But very limited problems. Reasons:
  - Limited storage (only two registers!)
  - Limited set of operations, and inputs to those operations
  - Limited inputs to the control FSM

## A Simple Programmable Datapath



# A Simple Programmable Datapath




Assume initial register contents:

x1 value = 1

x2 value = N

x3 value = -1






Assume initial register contents:

x1 value = 1

x2 value = N

x3 value = -1






Assume initial register contents:

x1 value = 1

x2 value = N

x3 value = -1

x4 value = 0



mul x1, x1, x2


Assume initial register contents:

x1 value = 1 x2 value = N

x3 value = -1

x4 value = 0

Control FSM:




Assume initial register contents:

x1 value = 1

x2 value = N

x3 value = -1




Assume initial register contents:

Control FSM:

x1 value = 1

x2 value = N


x3 value = -1




- You can solve many problems with this datapath!
  - GCD, Fibonacci, exponentiation, division, square root, ...
  - But nothing that requires more than four registers

- You can solve many problems with this datapath!
  - GCD, Fibonacci, exponentiation, division, square root, ...
  - But nothing that requires more than four registers
- By designing a control FSM, we are programming the datapath

- You can solve many problems with this datapath!
  - GCD, Fibonacci, exponentiation, division, square root, ...
  - But nothing that requires more than four registers
- By designing a control FSM, we are programming the datapath
- Early digital computers were programmed this way!
  - ENIAC (1943):
    - First general-purpose digital computer
    - Programmed by setting huge array of dials and switches
    - Reprogramming it took about 3 weeks




- You can solve many problems with this datapath!
  - GCD, Fibonacci, exponentiation, division, square root, ...
  - But nothing that requires more than four registers
- By designing a control FSM, we are programming the datapath
- Early digital computers were programmed this way!
  - ENIAC (1943):
    - First general-purpose digital computer
    - Programmed by setting huge array of dials and switches
    - Reprogramming it took about 3 weeks
- Modern computers instead store programs in memory, coded as a sequence of instructions



- You can solve many problems with this datapath!
  - GCD, Fibonacci, exponentiation, division, square root, ...
  - But nothing that requires more than four registers
- By designing a control FSM, we are programming the datapath
- Early digital computers were programmed this way!
  - ENIAC (1943):
    - First general-purpose digital computer
    - Programmed by setting huge array of dials and switches
    - Reprogramming it took about 3 weeks
- Modern computers instead store programs in memory, coded as a sequence of instructions

more on next lecture...



# Thank you!

Next lecture: Building a RISC-V processor