6.004 Worksheet Questions L14 – RISC-V Processor

Single-Cycle RISC-V Processor




Diagram 1: Abstract Version

- Contains all major components: PC Register, Instruction and Data memories, Decode logic, Execute logic (including the ALU), and Register file
- Skips some details in the wiring of signals to increase readability




Diagram 2: Detailed Version

- Also contains all of the major components, as well as additional details like muxes on inputs, descriptions of various signal contents and bit widths
- Both diagrams are equivalent! Differ only in level of detail

RISC-V Processor: Components

Refer to the 6.004 ISA Reference Tables (Website > Resources) for details about each instruction.

ProcTypes

```
typedef Bit#(32) Word;
                                          // Return type for decode()
                                          typedef struct {
// Branch function enumeration
                                               IType iType;
                                               AluFunc aluFunc;
typedef enum {
                                               BrFunc brFunc;
    Eq,
                                               Maybe#(RIndx) dst;
    Neq,
    Lt,
                                               RIndx src1;
    Ltu,
                                               RIndx src2;
                                              Word imm;
    Ge,
    Geu,
                                          } DecodedInst;
    Dbr
                                          // Register Index Type
} BrFunc;
                                          typedef Bit#(5) RIndx;
typedef enum {
                                          // Register File writes
    OP,
                                          typedef struct {
    OPIMM,
                                              RIndx index;
    BRANCH,
                                              Word data;
    LUI,
                                          } RegWriteArgs;
    JAL,
    JALR,
                                          // Return type for execute()
    LOAD,
                                          typedef struct {
    STORE,
                                               IType iType;
    AUIPC,
                                               Maybe#(RIndx) dst;
    Unsupported
                                               Word data;
} IType;
                                              Word addr;
                                              Word nextPc;
                                          } ExecInst;
                                          // Memory writes
                                          typedef struct {
                                              Word addr;
                                              Word data;
                                           } MemWriteReq;
```

Decode

```
function DecodedInst decode(Bit#(32) inst);
    let opcode = inst[6:0];
    let funct3 = inst[14:12];
    let funct7 = inst[31:25];
    let dst = inst[11:7];
    let src1 = inst[19:15];
    let src2 = inst[24:20];
    Maybe#(RIndx) validDst = Valid(dst);
    Maybe#(RIndx) dDst = Invalid; // default value
    RIndx dSrc = 5'b0;
    // DEFAULT VALUES - Use the following for your default values:
    // dst: dDst, src1: dSrc, src2: dSrc, imm: immD, BrFunc: Dbr, AluFunc: ?
    // We have provided a default value and done immB for you.
    Word immD32 = signExtend(1'b0); // default value
    Bit#(12) immB = { inst[31], inst[7], inst[30:25], inst[11:8] };
    Word immB32 = signExtend({immB, 1'b0});
    Bit#(20) immU = 0; // TODO
    Word immU32 = 0; // TODO
    Bit#(12) immI = 0; // TODO
    Word immI32 = 0; // TODO
    Bit#(20) immJ = 0; // TODO
    Word immJ32 = 0; // TODO
    Bit#(12) immS = 0; // TODO
    Word immS32 = 0; // TODO
    DecodedInst dInst = unpack(0);
    dInst.iType = Unsupported; // unsupported by default
    case (opcode)
        opAuipc: begin
            dInst = DecodedInst {
                iType: AUIPC,
                dst: validDst,
                src1: dSrc,
                src2: dSrc,
                imm: immU32,
                brFunc: Dbr,
                aluFunc: ?
            };
        end
        opLui: // TODO
```

Decode (continued)

```
opOpImm: begin
            dInst.iType = OPIMM;
            dInst.src1 = src1;
            dInst.imm = immI32;
            dInst.dst = validDst;
            case (funct3)
                fnAND : dInst.aluFunc = And; // Decode ANDI instructions
                fnOR : dInst.iType = Unsupported; // TODO
                fnXOR : dInst.iType = Unsupported; // TODO
                fnADD : dInst.iType = Unsupported; // TODO
                fnSLT : dInst.iType = Unsupported; // TODO
                fnSLTU: dInst.iType = Unsupported; // TODO
                fnSLL : case (funct7)
                    7'b0000000: dInst.aluFunc = S11;
                    // Otherwise we must say the instruction is invalid:
                   default: dInst.iType = Unsupported;
                endcase
                fnSR : // TODO
                    dInst.iType = Unsupported;
                    default: dInst.iType = Unsupported;
            endcase
        end
        opOp: // TODO
        opBranch: // TODO
        opJal: // TODO
        opLoad: // TODO
        opStore: // TODO
        opJalr: // TODO
   endcase
    return dInst;
endfunction
```

Execute

```
function ExecInst execute(DecodedInst dInst, Word rVal1, Word rVal2, Word pc);
   let imm = dInst.imm;
   let brFunc = dInst.brFunc;
   let aluFunc = dInst.aluFunc;
   let aluVal2 = dInst.iType == OPIMM ? imm : rVal2;
   Word data = case (dInst.iType)
       AUIPC: pc + imm;
        LUI:
                0; // TODO
        OP, OPIMM: 0; // TODO
        JAL, JALR: 0; // TODO
       STORE: 0; // TODO
        default: 0;
   endcase;
   Word nextPc = case (dInst.iType)
        BRANCH: 0; // TODO Replace 0 with the correct expression
               0; // TODO Replace 0 with the correct expression
       JALR: (rVal1 + imm) & ~1; // "& ~1" clears the bottom bit.
        default: pc + 4;
   endcase;
   Word addr = 0; // TODO Replace 0 with the correct expression
    return ExecInst{iType: dInst.iType, dst: dInst.dst, data: data,
                   addr: addr, nextPc: nextPc};
endfunction
```

Processor

```
module Processor;
    Reg#(Word) pc(0);
    RegisterFile rf;
    MagicMemory iMem; // Memory for loading instructions
    MagicMemory dMem; // Memory for loading and storing data
    rule doSingleCycle;
        // Load the instruction from instruction memory (iMem)
        Word inst = 0; // TODO
        // Decode the instruction
        DecodedInst dInst = unpack(0); // TODO
        // Read the register values used by the instruction
        Word rVal1 = 0; // TODO
        Word rVal2 = 0; // TODO
        // Compute all outputs of the instruction
        ExecInst eInst = unpack(0); // TODO
        if (eInst.iType == LOAD) begin
            // TODO: Load from data memory (dMem) if needed
        end else if (eInst.iType == STORE) begin
            // TODO: Store to data memory (dMem) if needed
        end
        if (isValid(eInst.dst)) begin
            // TODO: Write to a register if the instruction requires it
        end
        // TODO: Update pc to the next pc
    endrule
endmodule
```

Problem 1

Decode the following 32-bit RISC-V instructions:

- 1. 0100000 00001 00100 000 00011 0110011
- 2. 0100000 00101 00010 101 00111 0010011

Problem 2 ★

The RISC-V LUI instruction, Load Upper Immediate, loads a 20-bit immediate into the upper 20 bits of the specified destination register (and sets the lower 12 bits to zero). What modifications to the processor datapath are needed to implement the LUI instruction?

Problem 3 *


We want to add the following instruction to the RISC-V ISA:

This new cmvz instruction is a *conditional move*: it checks the contents of source register rs1, and if it's 0, copies the contents of source register rs2 into rd. In other words:

```
if (reg[rs1] == 0) begin
  reg[rd] <= reg[rs2];
end</pre>
```

We would like to update the hardware diagram of the single-cycle processor to support this new instruction, reusing the existing **branch** ALU comparison logic to check if rs1 is 0. In the diagram below, we have added extra inputs to the BSEL and WDSEL, and WERFSEL muxes to support reusing the branch ALU in this way.

Assume that when the decoder decodes CMVZ, it outputs BrFunc = Eq, BSEL = 2, WDSEL = 3, and WERFSEL = 2. It also outputs PCSEL = 0 so that the next value of PC will be PC + 4.



Summary of some of the relevant processor components in the above diagram:

- One register in the register file can be written to each cycle by providing the register index in WA and the data to write in WD. The data is only written if the write enable signal, WE, is 1.
- The ALU receives two inputs, A and B. It computes an arithmetic operation on them specified by AluFunc, outputting the 32-bit result to aluResult, and a comparison specified by BrFunc, outputting the 1-bit result to branch.

(a)	For each of the missing mux inputs X, Y, and Z, write down either a constant or the name of a different wire or port in the processor hardware diagram that should be connected to each input, so that the processor executes CMVZ correctly.					
	X:					
	Y:					
	Z :					
(b)	b) We would like to check that our processor can still decode and execute the old RISC-V instructions correctly. Suppose the processor is decoding an OPIMM instruction, such as ADDI. For each of the select signals we changed (shown in bold in the diagram), write down the correct signals that the decoder should produce for such an instruction. Decoded value of BSEL:					
	Decoded value of WDSEL:					
	Decoded value of WERFSEL:					

Problem 4

(a) The RISC-V MUL instruction multiplies two 32-bit values together and places the **lower** 32 bits of the product in the destination register. It has an opcode of 7 'b0110011, which is the same as the other OP type instructions, and a funct7 of 7 'b0000001, and a funct3 of 3 'b000. What changes to the processor datapath would be needed to support the MUL instruction? Use the combinational multiplier from Lecture 12

(b) The RISC-V MULH instruction performs the same multiplication in (a), but returns the **upper** 32 bits of the product in the destination register. It has the same opcode and funct7 codes, but its funct3 is 3'b001. What modifications to 3(a) would be needed to support the MULH instruction?

Problem 5 ★

Add a branch if greater-than (BGT) instruction to the provided RISC-V processor. The instruction encoding should match other branch instructions, but have funct3 = 3'b010.

```
Bit#(7) opBranch = 7'b1100011;
          _____ // TODO
function DecodedInst decode(Bit#(32) inst);
    let opcode = inst[6:0];
   let funct3 = inst[14:12];
   let funct7 = inst[31:25];
   let dst = inst[11:7];
   let src1 = inst[19:15];
   let src2 = inst[24:20];
   Maybe#(RIndx) validDst = Valid(dst);
   Maybe#(RIndx) dDst = Invalid; // default value
   RIndx dSrc = 5'b0;
   // DEFAULT VALUES - Use the following for your default values:
   // dst: dDst, src1: dSrc, src2: dSrc, imm: immD, BrFunc: Dbr, AluFunc: ?
    // We have provided a default value and done immB for you.
   Word immD = signExtend(1'b0); // default value
   Word immB = 0; // TODO
   Word immU = 0; // TODO
   Word immI = 0; // TODO
   Word immJ = 0; // TODO
   Word immS = 0; // TODO
   DecodedInst dInst = unpack(0);
    dInst.iType = Unsupported; // unsupported by default
 case (opcode)
       Lots of omitted code from lab6
                      : // TODO
               case (funct3): // TODO
       // Lots of omitted code from lab6
    endcase
   return dInst;
endfunction
```

```
// Branch function enumeration
typedef enum {Eq, Neq, Lt, Ltu, Ge, Geu, ____, Dbr} BrFunc; // TODO
function Bool aluBr(Word a, Word b, BrFunc brFunc);
    Bool res = case (brFunc)
         Eq: (a == b);
Neq: (a != b);
         Lt: signedLT(a, b);
Ltu: (a < b);
Ge: signedGE(a, b);</pre>
         Geu: (a >= b);
         // TODO
         default: False;
    endcase;
    return res;
endfunction
```

Problem 6

Assume that aluBr has been replaced with the new branch ALU function, newAluBr, shown below. This new branch ALU is controlled by two control signals: newBrFunc and negate. When the result of this function is true, the next PC is going to be computed as pc + imm.

A) Fill in the decoding table below to specify what the control signals should be for each funct3. Write an "X" in the table for entries that don't matter. (Use the ISA <u>reference card</u> from the course website.)

funct3	newBrFunc	negate
3'b000		
3'b001		
3'b010		
3'b011		
3'b100		
3'b101		
3'b110		
3'b111		

Problem 7 (From Previous Quizzes)

Giuseppe is writing a large RISC-V assembly program, and is tired of getting confused by how to properly maintain the stack pointer **sp**. He's heard that other ISAs have **push** and **pop** instructions, which handle both allocating/freeing the space for a word on the stack, and storing it from/loading it to a register. Giuseppe decides that he'd like to implement them in the RISC-V ISA. Their syntaxes are as follows:

push rs2 pop rd

And the following is a Python-like description of how each works:

push:

```
reg[sp] = reg[sp] - 4

Mem[reg[sp]] = reg[rs2]
```

pop:

```
reg[rd] = Mem[reg[sp]]

reg[sp] = reg[sp] + 4
```

(A) (4 points) Giuseppe hopes to be able to simply add some new signals as inputs to the selection muxes in the existing RISC-V processor diagram. For each instruction being added, can this be done with the existing processor components as described in lecture and shown on the following page? If not, describe the limitation that prevents it.

(Label: 6A push) Can push be implemented with existing components?

(Label: 6A pop) Can pop be implemented with existing components?

Giuseppe's friend Jeffrey tells him that the **push** and **pop** instructions can cause issues when pipelining his processor later on. Giuseppe, knowing nothing about processor pipelining, decides to take his word for it and find a different solution to his problem.

His goal now is to remove a large amount of the uses of stack, so that he doesn't have as many opportunities to become confused. The main limitation that causes him to use the stack so much is that he's running out of registers to hold temporary values. In order to overcome this, he wants to combine multiple steps into a single instruction. In particular, he wants to combine the ANDing of two registers and XORing the result with an immediate into a single instruction. All immediates he uses are 10 bits or less, so he comes up with the following instruction syntax, definition, and encoding:

andxori rd, rs1, rs2, imm

andxori:

 $reg[rd] = ((reg[rs1] \& reg[rs2]) \land signExtend(imm))$

3125	2420	1915	1412	117	60
imm[9:3]	rs2	rs1	imm[2:0]	rd	0110100


(B) (2 points) Encode the following instructions as 32-bit binary words:

andxori x7, x1, x16, 0x1BC

(Label: 6B) Encoding in hexadecimal 0x: _____

In the diagram below, Giuseppe has decoded and sign extended the immediate used for the **andxori** instruction, labelling this signal **immA**. He also added an additional dedicated XOR module used in the instruction's computation. The output of this new XOR module is labelled **axRes**.

(Logic for computing PC for branches and jumps omitted)



extra input to accommodate the new instruction? If so, indicate the name of the signal that needs to be added as an input to the mux. If not, indicate which existing value of the mux control signal is required to make the instruction work properly. (Label: 6C BSEL 1) BSEL: **Needs new input?** NO **YES** (Label: 6C_BSEL_2) New input/Existing control signal: _____ (Label: 6C WDSEL 1) WDSEL: Needs new input? YES NO (Label: 6C WDSEL 2) New input/Existing control signal: (Label: 6C WERFSEL 1) WERFSEL: Needs new input? **YES** NO (Label: 6C WERFSEL 2) New input/Existing control signal: (D) (3 points) Additionally, decide for each of the following control signals what their values should be when executing the **andxori** instruction. If the value of the signal doesn't matter, then put N/A. The possible values for each signal are provided below. AluFunc: Add, Sub, And, Or, Xor, Slt, Sltu, Sll, Srl, Sra BrFunc: Eq, Neg, Lt, Ltu, Ge, Geu MWR: Read, Write (Label: 6D alufunc) AluFunc: (Label: 6D_brfunc) BrFunc: _____ (Label: 6D_mwr) MWR: _____

(C) (3 points) For each of the following signals, does the mux being controlled by that signal need an