


6.004 Worksheet Questions L18 – Virtual Memory







Look in TLB: VPN→PPN cache

Note: A subset of problems are marked with a red star (\star). We especially encourage you to try these out before recitation.

Problem 1 *

The micro-RISC has a 12-bit virtual address, an 11-bit physical address and uses a page size of $256 (= 2^8)$ bytes. The micro-RISC has been running for a while and at the current time the page table has the contents shown on the right. Assume all physical pages are currently in use.

(A) Assuming each page table entry contains the usual dirty (D) and resident (R) bits, what it is the total size of the page table in bits?

Size	of	page	table	(bits):	
------	----	------	-------	---------	--

(B) The following load instruction, located at virtual address 0x0BC, is about to be executed.

When the instruction is executed, what main memory locations are accessed by the instruction fetch and then the memory access initiated by the LW? Use the page table shown to the right. Assume the LRU page is virtual page 0xE.

U	U	1	4
1		0	
2	0	1	4
3	_	0	_
4	1	1	0
5	1	1	1
6		0	
7		0	
8		0	_
9		0	_
A		0	
В	_	0	_
С	1	1	7
D	1	1	6
<i>LRU</i> →E	1	1	5
F	0	1	3

Physical address for instruction fetch: 0x_____

Physical addr for data read by LW instruction: 0x _____

(C) A few instructions later, the following instruction, located at virtual address 0x0CC, is executed:

sw x1,
$$\theta(x2)$$
 // current value of X2 = SP = $\theta x 600$

Please mark up the page table to show its contents after the SW has been executed. Use the page table shown to the right. Assume the LRU page is virtual page 0xE.

Remember to show any changes to the dirty and resident control bits as well as updates to the physical page numbers. If an entry in the page table no longer matters, please indicate that by replacing it with "— 0 — " for the D, R and PPN entries.

Show updated contents of page table

Problem 2

Consider a RISC-V processor that includes a 40-bit virtual address, an MMU that supports 4096 (2¹²) bytes per page, 2³² bytes of physical memory, and a large Flash memory that serves as a disk. The MMU and the page fault handler implement an LRU replacement strategy.

Note that in the RISC-V processor we have been building in class, the word size is 32 bits. In order to support a 40-bit virtual address space, this problem is referring to a RISC-V processor that uses a larger (>= 40 bit) word size.

(A) What is the size of the page table for this processor? Assuming the page table includes the standard dirty and resident bits, specify the width of each page table entry in bits, and number of entries in the page table.

Size of page table entry in bits:	
Number of entries in the page table:	

(B) The following test program is running on this RISC-V processor. The first 8 locations of the page table, just before executing this test program, are shown below; the least-recently-used page ("LRU") and next least-recently-used page ("next LRU") are as indicated. This RISC-V processor also has a 4 element, fully associative, Translation Lookaside Buffer (TLB) that caches page table translations from VPN to PPN.

	TLB					
	Tag (VPN)	D	R	PPN		
$LRU \rightarrow$	0x3	1	1	0x1		
	0x2	0	1	0x3		
	0x6	0	1	0x2		
$Next LRU \rightarrow$	0x1	0	1	0x5		

VPN	D	R	PPN
0	1	1	0x7
1	0	1	0x5
2	0	1	0x3
$LRU \rightarrow 3$	1	1	0x1
4		0	
5	0	1	0x0
6	0	1	0x2
Next LRU \rightarrow 7	0	1	0x6

Page Table

For each virtual page that is accessed by this program, specify the **VPN**, whether or not it results in a **TLB hit** on the first access to that page, whether or not it results in a **page fault**, and the **PPN** that the page ultimately maps to. You may not need to use all rows of the table.

VPN	TLB Hit (Yes/No)	Page Fault (Yes/No)	PPN

(C)	Which physical pages, if any, need to be written to disk during the execution of the test program in part B?
	Physical page numbers written to disk or NONE:
(D)	What is the physical address of the LW instruction?
	Physical address of LW instruction: 0x
Prol	blem 3
(2^{12})	sider a RISC-V processor that includes a 32-bit virtual address, an MMU that supports 4096 bytes per page, 2 ²⁴ bytes of physical memory, and a large Flash memory that serves as a . The MMU and the page fault handler implement an LRU replacement strategy.
(A)	The designers are thinking about implementing the page table using a separate SRAM memory with L entries, where each entry has B bits. If the page table includes the standard dirty and resident bits, what are the appropriate values for the parameters L and B?
	Appropriate value for the parameter L:
	Appropriate value for the parameter B:
(B)	If the designers decide to decrease the page size to 2048 (2 ¹¹) bytes but keep the same size virtual and physical addresses, what affect will the change have on the following architectural parameters? Use a letter "a" through "e" to indicate how the <i>new</i> value of the parameter compares to the <i>old</i> value of the parameter:
	(a) doubled (b) increased by 1 (c) stays the same (d) decreased by 1 (e) halved
	Size of page table entry in bits:
	Number of entries in the page table:
	Maximum percentage of virtual memory that can be resident at any given time:

(D) A test program has been running on the RISC-V with a page size of 2^{12} bytes and has been halted *just before* execution of the following instruction at location 0x1234. Assume the current contents of x2 are 0x3000.

sw x1,
$$0x4C8(x2)$$
 | PC = $0x1234$

The first 8 locations of the page table at the time execution was halted are shown to the right; the least-recently-used page ("LRU") and next least-recently-used page ("next LRU") are as indicated. Assume that all the pages in physical memory are in use. Execution resumes and the SW instruction is executed.

0	1	1	0x1
1	0	1	0x0
2	1	1	0x6
3		0	
$Next LRU \rightarrow 4$	0	1	0x4
5	0	1	0x2
$LRU \rightarrow 6$	1	1	0x7
7	0	1	0x3

PPN

VPN

Please **show the contents of the page table** after the SW instruction has completed execution by crossing out any values that changed and writing in their new values. Note that the D and PPN fields for a non-resident page do not need to be specified.

(E) Which physical pages, if any, need to be written to disk during the execution of the SW instruction in part (D)?

Physical page numbers written to disk or NONE: _____

Problem 4 ★

Consider a virtual memory system that uses a single-level page table to translate virtual addresses into physical addresses. Each of the questions below asks you to consider what happens when **just ONE of the design parameters** (page size, virtual memory size, physical memory size) of the original system is changed. **Circle the correct answer.**

- (A) If the physical memory size (in bytes) is **doubled**, the number of entries in the page table
 - (a) stays the same
 - (b) doubles
 - (c) is reduced by half
 - (d) increases by one
 - (e) decreases by one
- (B) If the page size (in bytes) is **halved**, the number of entries in the page table
 - (a) stays the same
 - (b) doubles
 - (c) is reduced by half
 - (d) increases by one
 - (e) decreases by one

- (C) If the virtual memory size (in bytes) is **doubled**, the number of bits in each entry of the page table
 - (a) stays the same
 - (b) doubles
 - (c) is reduced by half
 - (d) increases by one
 - (e) decreases by one
- (D) If the page size (in bytes) is **doubled**, the number of bits in each entry of the page table
 - (a) stays the same
 - (b) doubles
 - (c) is reduced by half
 - (d) increases by one
 - (e) decreases by one

Consider a virtual memory system for a new processor with 4096 (2^{12}) virtual pages and 16384 (2^{14}) physical pages where each page contains 1024 (2^{10}) bytes. The first 8 entries of the current page table are shown below:

index	D	R	PPN
0	1	1	0x22
1	0	1	0x01
2	1	0	
3	0	1	0x02
4	1	1	0x03
5		0	
6	1	1	0x15
7	0	1	

(E)	What	is t	the total	number	of hits	in	the	nage	table	e?
LLI	vv mat	15 (me ioiai	Hullioci	or one	ш	uic	page	taur	٠.

Total number of bits in the page table: _____

(F) Which address bits from the CPU are used to choose an entry from the page table?

Address bits used to choose page table entry: A :

(G) What is the physical address for the word at virtual location 0x1234? We the location is not currently present in physical memory. Physical address for byte at virtual address 0x1234 or "not rest."	
(H) Briefly explain what action caused the D bit for page 6 to be 1.	Briefly explain.

Problem 5

(A)	A particular RISC-V implementation has 32-bit virtual addresses, 32-bit physical addresses
	and a page size of 2 ¹² bytes. A test program has been running on this RISC-V and has been
	halted <i>just before</i> execution of the following instruction at location $0x1FFC$. Assume $x2 =$
	0x3000 and $x3 = 0x6000$ just prior to executing these instructions.

$$1w \times 1$$
, $0\times 4C8(\times 2)$ | PC = $0\times 1FFC$
 $sw \times 1$, $0\times 4(\times 3)$ | PC = 0×2000

The first 8 locations of the page table at the time execution was halted are shown below; the least recently used page ("LRU") and next least recently used page ("next LRU") are as indicated. Assume that all the pages in physical memory are in use. Execution resumes and **both** the LW and SW instructions are executed.

Please **show the contents of the page table** after the SW instruction has completed execution by crossing out any values that changed and writing in their new values.

VPN	D	R	PPN
0	1	1	0x1
1	0	1	0x0
$LRU \rightarrow 2$	1	1	0x6
3		0	
Next $LRU \rightarrow 4$	0	1	0x4
5	0	1	0x2
6	0	1	0x7
7	0	1	0x3

(B) Which physical pages, if any, needed to be written to disk during the execution of the LW and SW instructions?

Physical page numbers written to disk or NONE:

(C) Please give the 32-bit physical memory addresses used for the four memory accesses associated with the execution of the LW and SW instruction.

32-bit physical memory address of LW instruction: 0x_____

32-bit physical memory address of data read by LW: 0x

32-bit physical memory address of SW instruction: 0x

32-bit physical memory address of data written by SW: 0x_____

Problem 6 *

Consider a system with 40-bit virtual addresses, 36-bit physical addresses, and 64 KB (2¹⁶ bytes) pages. The system uses a page table to translate virtual addresses to physical addresses; each page table entry include dirty (D) and resident (R) bits.

Note that in the RISC-V processor we have been building in class, the word size is 32 bits. In order to support a 40-bit virtual address space, this problem is referring to a processor that uses a larger (\geq 40 bit) word size.

(A) (2 points) Assuming a flat page table, what is the size of each page table entry, and how many entries does the page table have?

Size of page table entry in bits:	
Number of entries in the page table:	

(B) (1 point) If you changed the system to use 16 KB (2¹⁴ bytes) pages instead of 64 KB pages, how would the number of entries in the page table change? Please give the ratio of the new size to the old size.

(# entries with 16 KB pages) / (# entries with 64 KB pages):

Assume 64 KB pages for the rest of this exercise.

(C) (6 points) The contents of the page table and TLB are shown to the right. The page table uses an LRU replacement policy, and the LRU page (shown below) will be chosen for replacement. For each of these four accesses, compute its corresponding physical address and indicate whether the access causes a TLB miss and/or a page fault. Assume each access starts with the TLB and Page Table state shown to the right.

TLB			
VPN			
(tag)	V	D	PPN
0x0	1	0	0xBE7A
0x3	0	0	0x7
0x5	1	1	0xFF
0x2	1	0	0x900

Fill in table below

	Virt Addr	PPN (in hex)	Phys Addr (in hex)	TLB Miss?	Page Fault?
1.	0x06004			Y / N	Y / N
2.	0x30286			Y / N	Y / N
3.	0x68030			Y / N	Y / N
4.	0x4BEEF			Y / N	Y / N

	Pag	ge T	able	
VPN	R	D	PPN	_
0	1	0	0xBE7A	
1	0	0		
2	1	0	0x900	. LRU
3	1	0	0x8	PAGE
4	0	0		TAGE
5	1	1	0xFF	
6	1	0	0x70	
				='

Problem 7 (From Past Quizzes)

For the following questions, assume a processor with 64-bit virtual addresses, 40-bit physical addresses and page size of 4096 (2¹²) bytes per page. The Page Table of this processor uses an LRU replacement strategy, and handles missing pages using a page fault handler.

A)		1 0		e table entry includes a dirty bit and and the width of each entry.
			Number of e	ntries in the page table:
			Width of each	page table entry (bits):
B)		aximum fraction of vir e (assuming the page	•	n be resident in physical memory at al memory)?
	Max fract	ion of virtual memor	ry that can be reside	nt in physical memory:
C)	(2 ¹² bytes per the number of	page), what effect wi	ll the change have on ble? Use a letter "a"	hysical address length and page size the size of a page table entry and on through "e" to indicate how the <i>new</i> parameter:
	(a) doubled	(b) increased by 1	(c) stays the same	(d) decreased by 1 (e) halved
			Number of	f entries in the page table:
			Width of eac	h page table entry in bits:

D) The following program fragment is executed and a record is made of the inputs and outputs of the Memory Management Unit. The record is shown in the table below.


Access type	Virtual address	Physical address
Inst. fetch	0x60FF8	0x10FF8
Data write	0x04600	0x74600
Inst. fetch	0x60FFC	0x10FFC
Data read	0x18410	0x169410
Inst. fetch	0x61000	0x09000

Using information from the program and the table above, please deduce the contents of as many entries as possible in the page table. Assume the original address sizes of 64-bit virtual addresses, 40-bit physical addresses, and page size of 4096 (2¹²) bytes per page. **Assume that pages holding instructions are read-only.**

Please make an entry in the table below for each page table entry we learn about after the execution of the program fragment. Note that the table below is not an actual page table, it is just a list of entries from the page table that you can infer from this problem. For each entry provide the VPN, the dirty (D) and resident (R) bits, and the PPN if they are known. If you can't deduce the value of a field, enter a '?' for that field. You may not need to use all the rows of the table below.

VPN	D	R	PPN

E) At some later point in time, suppose that the contents of the page table and its corresponding fully associative TLB are as shown to the right. As previously mentioned, the page table uses an LRU replacement policy, and the LRU page (shown below) will be chosen for replacement if necessary. For each of these four accesses, compute its corresponding physical address and indicate whether the access causes a TLB miss and/or a page fault. Assume each access below is independent of the others and starts with the TLB and page table state shown to the right.



Fill in table below

	Virt Addr	PPN (in hex)	Phys Addr (in hex)	TLB Miss?	Page Fault?
1.	0x6004			Y / N	Y / N
2.	0x6030			Y / N	Y / N
3.	0x1234			Y / N	Y / N
4.	0x2008			Y / N	Y / N

Problem 8 (From Past Quizzes)

(A) A RISC-V system with segmentation-based virtual memory is currently running two processes, A and B, with segment base and bound registers listed below:

Process A: base register = 0x1000 bound register = 0x4000 **Process B:** base register = 0x10000 bound register = 0x40000

The table below lists three virtual addresses. Fill the table by translating the addresses for processes A and B. In each cell, write either the physical address that corresponds to the virtual address, or write SEGFAULT if this virtual address is outside the process's address space (which would cause a segmentation fault, i.e., an out-of-bounds violation).

Hint: Recall that the bound check and the translation from virtual to physical address happen in parallel.

Virtual Address	Physical address for process	Physical address for process
	\mathbf{A}	В
	(or SEGFAULT)	(or SEGFAULT)
0x500		
0x3500		
0x10000		

(B) Each of these instruction sequences experiences an interrupt or an exception that causes the processor to enter privileged mode (i.e., the operating system).

Sequence A	Sequence B
<pre>// address 0x0 not resident // in virtual memory lw x1, 0x0(x0)</pre>	li x1, 0x1234 li x2, 0x7 // this instruction is not in RV32I div x3, x1, x2
Sequence C	Sequence D
<pre>li x1, 0x10000 li x2, 0 // this loop gets // a timer interrupt loop: addi x2, x2, 1 bne x1, x2, loop</pre>	<pre>endless_loop: la a0, string // loads address li a7, 0x13 // print_string syscall number ecall j endless_loop string: .ascii "Hello from Quiz 3!\n\0"</pre>

Assume that the OS may only switch processes while servicing timer interrupts. Identify the instruction sequence(s) for which the statement applies. If no sequence applies, indicate NONE.

Which sequences...

(i) enter privileged mode: <u>A, B, C, D</u>
(ii) save x1 through x31 and exception pc for the currently executing process:
(iii) handle an exception by emulating the instruction at the saved pc of the current process:
(iv) handle an exception by loading a page from disk:
(v) handle a system call:
(vi) add 4 to the saved pc of the current process:
(vii) subtract 4 from the saved pc of the current process:
(viii) choose a new current process (which may be the same as the current process):
(ix) load registers for the current process, then exit privileged mode and return to the saved