




Circuits with state























What if you were given the following design specification:




March 10, 2022 MIT 6.004 Spring 2022 L10-2






Sequential circuits contain digital memory and combinational logic


Memory stores current state




- Memory stores current state
- Combinational logic computes:




- Memory stores current state
- Combinational logic computes:
 - Next state (from input + current state)




- Memory stores current state
- Combinational logic computes:
 - Next state (from input + current state)
 - Output bits (from input + current state)




- Memory stores current state
- Combinational logic computes:
 - Next state (from input + current state)
 - Output bits (from input + current state)
- State changes on LOAD control input




- Memory stores current state
- Combinational logic computes:
 - Next state (from input + current state)
 - Output bits (from input + current state)
- State changes on LOAD control input



- Memory stores current state
- Combinational logic computes:
 - Next state (from input + current state)
 - Output bits (from input + current state)
- State changes on LOAD control input




- Memory stores current state
- Combinational logic computes:
 - Next state (from input + current state)
 - Output bits (from input + current state)
- State changes on LOAD control input





Sequential circuits contain digital memory and combinational logic


- Memory stores current state
- Combinational logic computes:
 - Next state (from input + current state)
 - Output bits (from input + current state)
- State changes on LOAD control input


Need loadable memory













Idea: use feedback to maintain storage indefinitely.

Our logic gates are built to restore marginal signal levels, so noise shouldn't be a problem!



Idea: use feedback to maintain storage indefinitely.


Our logic gates are built to restore marginal signal levels, so noise shouldn't be a problem!




Result: a bistable storage element

Idea: use feedback to maintain storage indefinitely.


Our logic gates are built to restore marginal signal levels, so noise shouldn't be a problem!




Result: a bistable storage element



Idea: use feedback to maintain storage indefinitely.
Our logic gates are built to restore marginal signal levels, so noise shouldn't be a problem!




Result: a bistable storage element




Idea: use feedback to maintain storage indefinitely.


Our logic gates are built to restore marginal signal levels, so noise shouldn't be a problem!




D Latch A simple circuit that can hold state



D Latch A simple circuit that can hold state




A simple circuit that can hold state




if C=1, the value of Q holds

A simple circuit that can hold state




if C=1, the value of Q holds if C=0, the value of D passes to Q


A simple circuit that can hold state




if C=1, the value of Q holds if C=0, the value of D passes to Q




A simple circuit that can hold state




if C=1, the value of Q holds if C=0, the value of D passes to Q







A simple circuit that can hold state



if C=1, the value of Q holds if C=0, the value of D passes to Q




Q^{t-1} represents the value previously held in DL; Q^t represents the current value.




С	D	Q ^{t-1}	Qt
0	0	X	0
0	1	X	1
1	X	0	0
1	X	1	1


A simple circuit that can hold state



if C=1, the value of Q holds if C=0, the value of D passes to Q



Q^{t-1} represents the value previously held in DL; Q^t represents the current value.




	Qt	Q ^{t-1}	D	С
- pass	0	X	0	0
	1	X	1	0
	0	0	X	1
	1	1	X	1


March 10, 2022 MIT 6.004 Spring 2022 L10-5

D Latch


A simple circuit that can hold state



if C=1, the value of Q holds if C=0, the value of D passes to Q





Q^{t-1} represents the value previously held in DL; Q^t represents the current value.





	Qt	Q ^{t-1}	D	С
- pass	0	X	0	0
	1	X	1	0
hold	0	0	X	1
	1	1	X	1

March 10, 2022 MIT 6.004 Spring 2022 L10-5











- When C=0, D latch passes input to output...
 - Creates a cycle from Q to D!
 - Our combinational logic stops being combinational ⊗




- When C=0, D latch passes input to output...
 - Creates a cycle from Q to D!
 - Our combinational logic stops being combinational ⊗
- In practice, very hard to get right: Needs tricky timing constraints on C=0 pulse + comb logic




- When C=0, D latch passes input to output...
 - Creates a cycle from Q to D!
 - Our combinational logic stops being combinational ⊗
- In practice, very hard to get right: Needs tricky timing constraints on C=0 pulse + comb logic

Memory should sample an instant, not an interval


Gate closed




Gate closed




Gate open




Gate closed




Gate open



Gate closed




Gate open




How can we ensure only one car gets through?

Solution: Use two gates!



Gate 1: open Gate 2: closed

Solution: Use two gates!




Gate 1: open


Gate 2: closed

Gate 1: closed


Gate 2: open




 Two latches driven by inverted C signals, one is always holding, and one is always passing




- Two latches driven by inverted C signals, one is always holding, and one is always passing
- How does this circuit behave?




- Two latches driven by inverted C signals, one is always holding, and one is always passing
- How does this circuit behave?
 - C = 0: Q^{int} follows the input D, but Q holds its old value




- Two latches driven by inverted C signals, one is always holding, and one is always passing
- How does this circuit behave?
 - C = 0: Q^{int} follows the input D, but Q holds its old value




- Two latches driven by inverted C signals, one is always holding, and one is always passing
- How does this circuit behave?
 - C = 0: Q^{int} follows the input D, but Q holds its old value
 - C = 1: Q^{int} holds its old value, but Q follows Q^{int}




- Two latches driven by inverted C signals, one is always holding, and one is always passing
- How does this circuit behave?
 - C = 0: Q^{int} follows the input D, but Q holds its old value
 - C = 1: Q^{int} holds its old value, but Q follows Q^{int}
 - Q doesn't change when C=0 or C=1




- Two latches driven by inverted C signals, one is always holding, and one is always passing
- How does this circuit behave?
 - C = 0: Q^{int} follows the input D, but Q holds its old value
 - C = 1: Q^{int} holds its old value, but Q follows Q^{int}
 - Q doesn't change when C=0 or C=1
 - It changes when C transitions from 0 to 1 (a rising-edge of C)




- Two latches driven by inverted C signals, one is always holding, and one is always passing
- How does this circuit behave?
 - C = 0: Q^{int} follows the input D, but Q holds its old value
 - C = 1: Q^{int} holds its old value, but Q follows Q^{int}
 - Q doesn't change when C=0 or C=1
 - It changes when C transitions from 0 to 1 (a rising-edge of C)




- Two latches driven by inverted C signals, one is always holding, and one is always passing
- How does this circuit behave?
 - C = 0: Q^{int} follows the input D, but Q holds its old value
 - C = 1: Q^{int} holds its old value, but Q follows Q^{int}
 - Q doesn't change when C=0 or C=1
 - It changes when C transitions from 0 to 1 (a rising-edge of C)




- Two latches driven by inverted C signals, one is always holding, and one is always passing
- How does this circuit behave?
 - C = 0: Q^{int} follows the input D, but Q holds its old value
 - C = 1: Q^{int} holds its old value, but Q follows Q^{int}
 - Q doesn't change when C=0 or C=1
 - It changes when C transitions from 0 to 1 (a rising-edge of C)



- Two latches driven by inverted C signals, one is always holding, and one is always passing
- How does this circuit behave?
 - C = 0: Q^{int} follows the input D, but Q holds its old value
 - C = 1: Q^{int} holds its old value, but Q follows Q^{int}
 - Q doesn't change when C=0 or C=1
 - It changes when C transitions from 0 to 1 (a rising-edge of C)




- Two latches driven by inverted C signals, one is always holding, and one is always passing
- How does this circuit behave?
 - C = 0: Q^{int} follows the input D, but Q holds its old value
 - C = 1: Q^{int} holds its old value, but Q follows Q^{int}
 - Q doesn't change when C=0 or C=1
 - It changes when C transitions from 0 to 1 (a rising-edge of C)





- Two latches driven by inverted C signals, one is always holding, and one is always passing
- How does this circuit behave?
 - C = 0: Q^{int} follows the input D, but Q holds its old value
 - C = 1: Q^{int} holds its old value, but Q follows Q^{int}
 - Q doesn't change when C=0 or C=1
 - It changes when C transitions from 0 to 1 (a rising-edge of C)

What happens on a falling edge (C: $1 \rightarrow 0$)?





L10-12







C changes periodically (a *Clock* signal)







C changes periodically (a *Clock* signal)







C changes periodically (a *Clock* signal)







C changes periodically (a *Clock* signal)







C changes periodically (a *Clock* signal)







C changes periodically (a *Clock* signal)







C changes periodically (a *Clock* signal)






C changes periodically (a *Clock* signal)







 Flip-flop input D should not change around the rising edge of the clock to avoid metastability




- Flip-flop input D should not change around the rising edge of the clock to avoid metastability
- Formally, D should be a stable and valid digital value:




- Flip-flop input D should not change around the rising edge of the clock to avoid metastability
- Formally, D should be a stable and valid digital value:
 - For at least t_{SETUP} before the rising edge of the clock




- Flip-flop input D should not change around the rising edge of the clock to avoid metastability
- Formally, D should be a stable and valid digital value:
 - For at least t_{SETUP} before the rising edge of the clock
 - For at least t_{HOLD} after the rising edge of the clock





- Flip-flop input D should not change around the rising edge of the clock to avoid metastability
- Formally, D should be a stable and valid digital value:
 - For at least t_{SETUP} before the rising edge of the clock
 - For at least t_{HOLD} after the rising edge of the clock




- Flip-flop input D should not change around the rising edge of the clock to avoid metastability
- Formally, D should be a stable and valid digital value:
 - For at least t_{SETUP} before the rising edge of the clock
 - For at least t_{HOLD} after the rising edge of the clock
- Flip-flop propagation delay t_{PD} is measured from rising edge of the clock to valid output (CLK→Q)










There is never a combinational cycle between D and Q!





- There is never a combinational cycle between D and Q!
- Works correctly, as long as we meet t_{SETUP} and t_{HOLD}
 - More on this later












EN	D	Qt	Q ^{t+1}
0	Χ	0	0
0	X	1	1
1	0	X	0

X

EN


Data is captured only if EN is on

Transitions happen at rising edge of the clock No need to specify the clock explicitly



Data is captured only if EN is on


Transitions happen at rising edge of the clock No need to specify the clock explicitly




Data is captured only if EN is on

Transitions happen at rising edge of the clock No need to specify the clock explicitly


How Are Flip-Flops Initialized?



How Are Flip-Flops Initialized?




How Are Flip-Flops Initialized?



- When Reset = 1, flip flop is set to initial value regardless of value of EN
- When Reset = 0, then it behaves like a D flip-flop with enable


Using D Flip-Flops to Build Sequential Circuits

• All the D Flip-Flops use the same periodic clock signal.



MIT 6.004 Spring 2022


- All the D Flip-Flops use the same periodic clock signal.
- Register: Group of DFFs
 - Stores multi-bit values



L10-18

MIT 6.004 Spring 2022 March 10, 2022


- All the D Flip-Flops use the same periodic clock signal.
- Register: Group of DFFs
 - Stores multi-bit values
- Registers update their contents simultaneously, at the rising edge of the clock




March 10, 2022

 Synchronous sequential circuits: All state kept in registers driven by the same clock


 Synchronous sequential circuits: All state kept in registers driven by the same clock



- Synchronous sequential circuits: All state kept in registers driven by the same clock
- This allows discretizing time into cycles and abstracting sequential circuits as finite state machines (FSMs).



- Synchronous sequential circuits: All state kept in registers driven by the same clock
- This allows discretizing time into cycles and abstracting sequential circuits as finite state machines (FSMs).
- FSMs can be described with state-transition diagrams or truth tables



A Simple Sequential Circuit

Let's make a digital binary Combination Lock:



Specification:

- A 1-bit input ("0" or "1")
- A 1-bit output ("Unlock" signal)
- UNLOCK is 1 if and only if:
 Last 4 inputs were the "combination": 0110

A Simple Sequential Circuit


Let's make a digital binary Combination Lock:



Specification:


- A 1-bit input ("0" or "1")
- A 1-bit output ("Unlock" signal)
- UNLOCK is 1 if and only if: Last 4 inputs were the "combination": 0110

How many states do we need?




Designing our lock


Need an initial state; call it S0.




Designing our lock

Need an initial state; call it S0.







state



Designing our lock


- Need an initial state; call it S0.
- Must have a separate state for each step of the proper entry sequence






Designing our lock


- Need an initial state; call it S0.
- Must have a separate state for each step of the proper entry sequence






Designing our lock

- Need an initial state; call it S0.
- Must have a separate state for each step of the proper entry sequence




State-Transition Diagram




Designing our lock

- Need an initial state; call it S0.
- Must have a separate state for each step of the proper entry sequence
- Must handle other (erroneous) entries




State-Transition Diagram



Designing our lock

- Need an initial state; call it S0.
- Must have a separate state for each step of the proper entry sequence
- Must handle other (erroneous) entries



Valid State-Transition Diagrams


Arcs leaving a state must be:


(1) mutually exclusive

- For a given input value, can't have two choices

(2) collectively exhaustive

- Every state must specify what happens for each possible input combination.
- "Nothing happens" means arc back to itself.






CurrentState	NextState				
	inc = 0	inc = 1			
q1 ^t q0 ^t	q1 ^{t+1} q0 ^{t+1}	q1 ^{t+1} q0 ^{t+1}			
0 0	0 0	0 1			
0 1	0 1	1 0			
1 0	1 0	1 1			
1 1	1 1	0 0			


State-Transition Diagram

March 10, 2022




CurrentState	NextState					
	inc = 0			inc = 1		
q1 ^t q0 ^t	q1 ^{t+1} q0 ^{t+1}			q1 ^{t+1} q0 ^{t+1}		
0 0	0	0		0	1	
0 1	0	1		1	0	
1 0	1	0		1	1	
1 1	1	1		0	0	

State-Transition Diagram



CurrentState	NextState					
	inc = 0			inc = 1		
q1 ^t q0 ^t	q1 ^{t+1} q0 ^{t+1}			q1 ^{t+1} q0 ^{t+1}		
0 0	0	0		0	1	
0 1	0	1		1	0	
1 0	1	0		1	1	
1 1	1	1		0	0	

$$q0^{t+1} = \sim inc \cdot q0^t + inc \cdot \sim q0^t$$




CurrentState	NextState					
	inc = 0			inc = 1		
q1 ^t q0 ^t	q1 ^{t+1} q0 ^{t+1}			q1 ^{t+1} q0 ^{t+1}		
0 0	0	0		0	1	
0 1	0	1		1	0	
1 0	1	0		1	1	
1 1	1	1		0	0	

$$q0^{t+1} = \sim inc \cdot q0^t + inc \cdot \sim q0^t$$

= inc \mathbb{P} $q0^t$

Two-Bit Counter


An Example



CurrentState	NextState					
	inc = 0			inc = 1		
q1 ^t q0 ^t	q1 ^{t+1} q0 ^{t+1}			q1 ^{t+1} q0 ^{t+1}		
0 0	0	0		0	1	
0 1	0	1		1	0	
1 0	1	0		1	1	
1 1	1	1		0	0	

Two-Bit Counter

An Example



CurrentState	NextState					
	inc = 0			inc = 1		
q1 ^t q0 ^t	q1 ^{t+1} q0 ^{t+1}			q1 ^{t+1} q0 ^{t+1}		
0 0	0	0		0	1	
0 1	0	1		1	0	
1 0	1	0		1	1	
1 1	1	1		0	0	


$$q0^{t+1} = \sim inc \cdot q0^t + inc \cdot \sim q0^t$$

$$q1^{t+1} = \sim inc \cdot q1^t + inc \cdot (q1^t \oplus q0^t)$$

$$q0^{t+1} = \sim inc \cdot q0^t + inc \cdot \sim q0^t$$

$$q1^{t+1} = \sim inc \cdot q1^t + inc \cdot (q1^t \oplus q0^t)$$


 Use two D flip-flops with reset and enable to store q0 and q1



$$q0^{t+1} = \sim inc \cdot q0^t + inc \cdot \sim q0^t$$

$$q1^{t+1} = \sim inc \cdot q1^t + inc \cdot (q1^t \oplus q0^t)$$


- Use two D flip-flops with reset and enable to store q0 and q1
- The state only changes when inc is 1. Let's connect inc to EN and simplify the equations



$$q0^{t+1} = \sim inc \cdot q0^t + inc \cdot \sim q0^t$$

$$q1^{t+1} = \sim inc \cdot q1^t + inc \cdot (q1^t \oplus q0^t)$$

- Use two D flip-flops with reset and enable to store q0 and q1
- The state only changes when inc is 1. Let's connect inc to EN and simplify the equations



$$q0^{t+1} = \sim inc \cdot q0^{t} + inc \cdot \sim q0^{t}$$


$$q1^{t+1} = \sim inc \cdot q1^{t} + inc \cdot (q1^{t} \oplus q0^{t})$$

 Use two D flip-flops with reset and enable to store q0 and q1

$$q0^{t+1} = \sim q0^{t}$$

 $q1^{t+1} = q1^{t} \oplus q0^{t}$ inc=1

 The state only changes when inc is 1. Let's connect inc to EN and simplify the equations



$$q0^{t+1} = \sim inc \cdot q0^t + inc \cdot \sim q0^t$$


$$q1^{t+1} = \sim inc \cdot q1^t + inc \cdot (q1^t \oplus q0^t)$$

 Use two D flip-flops with reset and enable to store q0 and q1

$$q0^{t+1} = \sim q0^{t}$$

 $q1^{t+1} = q1^{t} \oplus q0^{t}$ inc=1

 The state only changes when inc is 1. Let's connect inc to EN and simplify the equations



$$q0^{t+1} = \sim inc \cdot q0^t + inc \cdot \sim q0^t$$


$$q1^{t+1} = \sim inc \cdot q1^t + inc \cdot (q1^t \oplus q0^t)$$

 Use two D flip-flops with reset and enable to store q0 and q1

$$q0^{t+1} = \sim q0^{t}$$

 $q1^{t+1} = q1^{t} \oplus q0^{t}$ inc=1

 The state only changes when inc is 1. Let's connect inc to EN and simplify the equations



$$q0^{t+1} = \sim inc \cdot q0^{t} + inc \cdot \sim q0^{t}$$


$$q1^{t+1} = \sim inc \cdot q1^{t} + inc \cdot (q1^{t} \oplus q0^{t})$$

 Use two D flip-flops with reset and enable to store q0 and q1

$$q0^{t+1} = \sim q0^{t}$$

 $q1^{t+1} = q1^{t} \oplus q0^{t}$ inc=1

- The state only changes when inc is 1. Let's connect inc to EN and simplify the equations
- Output is q1q0



$$q0^{t+1} = \sim inc \cdot q0^{t} + inc \cdot \sim q0^{t}$$


$$q1^{t+1} = \sim inc \cdot q1^{t} + inc \cdot (q1^{t} \oplus q0^{t})$$

 Use two D flip-flops with reset and enable to store q0 and q1

$$q0^{t+1} = \sim q0^{t}$$


 $q1^{t+1} = q1^{t} \oplus q0^{t}$ inc=1

- The state only changes when inc is 1. Let's connect inc to EN and simplify the equations
- Output is q1q0
- Set Initial Value of both flipflops to 0 (initial state: 00)
 - Loaded when Reset = 1





Timing Constraints in Sequential Circuits


Recap: D Flip-Flop Timing



- Flip-flop input D should not change around the rising edge of the clock to avoid metastability
- Formally, D should be a stable and valid digital value:
 - For at least t_{SETUP} before the rising edge of the clock
 - For at least t_{HOLD} after the rising edge of the clock
- Flip-flop propagation delay t_{PD} is measured from rising edge of the clock to valid output (CLK→Q)











March 10, 2022 MIT 6.004 Spring 2022


L10-27























To meet FF2's setup time,




≥t_{SETUP,FF2}

To meet FF2's setup time,






 The slowest register-to-register path in the system determines the clock;




- The slowest register-to-register path in the system determines the clock;
- Equivalently, a given register technology and clock limit the amount of combinational logic between registers

Meeting the Hold-Time Constraint




Hold time (t_{HOLD}) constraint of FF2 may be violated if D₂ changes too quickly

Meeting the Hold-Time Constraint




Hold time (t_{HOLD}) constraint of FF2 may be violated if D₂ changes too quickly


Meeting the Hold-Time Constraint




- Hold time (t_{HOLD}) constraint of FF2 may be violated if D₂ changes too quickly
- Propagation delay (t_{PD}), the upper bound on time from valid inputs to valid outputs, does not help us analyze hold time!




- Hold time (t_{HOLD}) constraint of FF2 may be violated if D₂ changes too quickly
- Propagation delay (t_{PD}), the upper bound on time from valid inputs to valid outputs, does not help us analyze hold time!



- Hold time (t_{HOLD}) constraint of FF2 may be violated if D₂ changes too quickly
- Propagation delay (t_{PD}), the upper bound on time from valid inputs to valid outputs, does not help us analyze hold time!
- Contamination delay (t_{CD}) is the lower bound on time from input-to-output transition (invalid input to invalid output)




- Hold time (t_{HOLD}) constraint of FF2 may be violated if D₂ changes too quickly
- Propagation delay (t_{PD}), the upper bound on time from valid inputs to valid outputs, does not help us analyze hold time!
- Contamination delay (t_{CD}) is the lower bound on time from input-to-output transition (invalid input to invalid output)



- Hold time (t_{HOLD}) constraint of FF2 may be violated if D₂ changes too quickly
- Propagation delay (t_{PD}), the upper bound on time from valid inputs to valid outputs, does not help us analyze hold time!
- Contamination delay (t_{CD}) is the lower bound on time from input-to-output transition (invalid input to invalid output)
- To meet FF2's hold-time constraint

$$t_{CD,FF1} + t_{CD,CL} \ge t_{HOLD,FF2}$$




- Hold time (t_{HOLD}) constraint of FF2 may be violated if D₂ changes too quickly
- Propagation delay (t_{PD}), the upper bound on time from valid inputs to valid outputs, does not help us analyze hold time!
- Contamination delay (t_{CD}) is the lower bound on time from input-to-output transition (invalid input to invalid output)
- To meet FF2's hold-time constraint


$$t_{CD,FF1} + t_{CD,CL} \ge t_{HOLD,FF2}$$


Tools may need to add logic to fast paths to meet t_{HOLD}


Timing Summary

- For a sequential circuit to work properly, we must guarantee that the setup time and hold time constraints of every register will always be satisfied.
- The setup time constraint is affected by both the logic in the circuit and the clock period. To fix violations, either:
 - Change the logic to be faster (lower t_{PD})
 - Change the clock to be slower (higher t_{CLK})
- The hold time constraint is affected only by the logic in the circuit.
 - Changing the clock period will not fix violations.
 - Sum of contamination delays must be greater than the register hold time, otherwise the circuit won't work.
- If hold time is satisfied, then the fastest clock period can be set as the maximum sum of the propagation delays plus setup time across all register-to-register paths.










Questions:

Constraints on t_{CD} for the logic?

Minimum clock period?




Questions:

Constraints on t_{CD} for the logic?

$$t_{CD,Reg}$$
 (1 ns) + $t_{CD,CL}$ (?) $\geq t_{Hold,Reg}$ (2 ns)

Minimum clock period?




Questions:

Constraints on t_{CD} for the logic?

$$t_{CD,Reg}$$
 (1 ns) + $t_{CD,CL}$ (?) $\geq t_{Hold,Reg}$ (2 ns) $t_{CD,CL} \geq 1$ ns

Minimum clock period?



Questions:

Constraints on t_{CD} for the logic?

$$t_{CD,Reg}$$
 (1 ns) + $t_{CD,CL}$ (?) $\geq t_{Hold,Reg}$ (2 ns) $t_{CD,CL} \geq 1$ ns

Minimum clock period?

$$t_{CLK} \ge t_{PD,Reg} + t_{PD,CL} + t_{Setup,Reg} = 10ns$$

March 10, 2022 MIT 6.004 Spring 2022 L10-31

Thank you!

Next lecture: Sequential logic in Minispec