Sequential Circuits in Minispec

Lecture Goals

- Review the basics of sequential circuits
 - Flip-flops, timing constraints, finite-state machines (FSMs)

Lecture Goals


- Review the basics of sequential circuits
 - Flip-flops, timing constraints, finite-state machines (FSMs)
- Learn how to implement sequential circuits in Minispec
 - Design each sequential circuit as a module
 - Modules are similar to FSMs, but are easy to compose

Lecture Goals

- Review the basics of sequential circuits
 - Flip-flops, timing constraints, finite-state machines (FSMs)
- Learn how to implement sequential circuits in Minispec
 - Design each sequential circuit as a module
 - Modules are similar to FSMs, but are easy to compose
- Explore the advantages of sequential logic over combinational logic
 - Sequential circuits can perform computation over multiple cycles → handle variable amounts of input and/or output and computations that take a variable number of steps


Reminder: State Elements

 D Flip-Flop (DFF): State element that samples its data input at the rising edge of the clock




Reminder: State Elements

 D Flip-Flop (DFF): State element that samples its data input at the rising edge of the clock




- Common DFF enhancements:
 - Write-enable circuit to optionally newVal→[1]
 capture new input value
 - Reset circuit to set initial value





Reminder: State Elements

 D Flip-Flop (DFF): State element that samples its data input at the rising edge of the clock




- Common DFF enhancements:
 - Write-enable circuit to optionally newVal→[¹]
 capture new input value
 - Reset circuit to set initial value
- Register: Group of DFFs
 - Stores multi-bit values








Reminder: D Flip-Flop Timing




- Flip-flop input D should not change around the rising edge of the clock to avoid metastability
- Formally, D should be a stable and valid digital value:
 - For at least t_{SETUP} before the rising edge of the clock
 - For at least t_{HOLD} after the rising edge of the clock
- Flip-flop propagation delay t_{PD} is measured from rising edge of the clock to valid output (CLK→Q)











MIT 6.004 Spring 2022 March 15, 2022
















To meet FF2's setup time,




To meet FF2's setup time,


March 15, 2022

≥t_{SETUP,FF2}







 The slowest register-to-register path in the system determines the clock;




- The slowest register-to-register path in the system determines the clock;
- Equivalently, a given register technology and clock limit the amount of combinational logic between registers




Hold time (t_{HOLD}) constraint of FF2 may be violated if D₂ changes too quickly




Hold time (t_{HOLD}) constraint of FF2 may be violated if D₂ changes too quickly




- Hold time (t_{HOLD}) constraint of FF2 may be violated if D₂ changes too quickly
- Propagation delay (t_{PD}), the upper bound on time from valid inputs to valid outputs, does not help us analyze hold time!




- Hold time (t_{HOLD}) constraint of FF2 may be violated if D₂ changes too quickly
- Propagation delay (t_{PD}), the upper bound on time from valid inputs to valid outputs, does not help us analyze hold time!



- Hold time (t_{HOLD}) constraint of FF2 may be violated if D₂ changes too quickly
- Propagation delay (t_{PD}), the upper bound on time from valid inputs to valid outputs, does not help us analyze hold time!
- Contamination delay (t_{CD}) is the lower bound on time from input-to-output transition (invalid input to invalid output)




- Hold time (t_{HOLD}) constraint of FF2 may be violated if D₂ changes too quickly
- Propagation delay (t_{PD}), the upper bound on time from valid inputs to valid outputs, does not help us analyze hold time!
- Contamination delay (t_{CD}) is the lower bound on time from input-to-output transition (invalid input to invalid output)



- Hold time (t_{HOLD}) constraint of FF2 may be violated if D₂ changes too quickly
- Propagation delay (t_{PD}), the upper bound on time from valid inputs to valid outputs, does not help us analyze hold time!
- Contamination delay (t_{CD}) is the lower bound on time from input-to-output transition (invalid input to invalid output)
- To meet FF2's hold-time constraint

$$t_{CD,FF1} + t_{CD,CL} \ge t_{HOLD,FF2}$$




- Hold time (t_{HOLD}) constraint of FF2 may be violated if D₂ changes too quickly
- Propagation delay (t_{PD}), the upper bound on time from valid inputs to valid outputs, does not help us analyze hold time!
- Contamination delay (t_{CD}) is the lower bound on time from input-to-output transition (invalid input to invalid output)
- To meet FF2's hold-time constraint

$$t_{CD,FF1} + t_{CD,CL} \ge t_{HOLD,FF2}$$

Tools may need to add logic to fast paths to meet t_{HOLD}


Reminder: Finite State Machines

 Synchronous sequential circuits: All state kept in registers driven by the same clock




Reminder: Finite State Machines


- Synchronous sequential circuits: All state kept in registers driven by the same clock
- This allows discretizing time into cycles and abstracting sequential circuits as finite state machines (FSMs)



Reminder: Finite State Machines

- Synchronous sequential circuits: All state kept in registers driven by the same clock
- This allows discretizing time into cycles and abstracting sequential circuits as finite state machines (FSMs)
- FSMs can be described with state-transition diagrams or truth tables






Key strategy: Build large circuits from smaller ones

L11-9


- Key strategy: Build large circuits from smaller ones
- Problem: Wiring up FSMs can introduce combinational cycles

- Key strategy: Build large circuits from smaller ones
- Problem: Wiring up FSMs can introduce combinational cycles




- Key strategy: Build large circuits from smaller ones
- Problem: Wiring up FSMs can introduce combinational cycles

```
fsm Inner;
  Reg r;
  out = in ^ r.q;
...
```




- Key strategy: Build large circuits from smaller ones
- Problem: Wiring up FSMs can introduce combinational cycles


```
fsm Inner;
  Reg r;
  out = in ^ r.q;
...
```




- Key strategy: Build large circuits from smaller ones
- Problem: Wiring up FSMs can introduce combinational cycles



- Key strategy: Build large circuits from smaller ones
- Problem: Wiring up FSMs can introduce combinational cycles




- Key strategy: Build large circuits from smaller ones
- Problem: Wiring up FSMs can introduce combinational cycles




- Most hardware description languages work this way
 - Just wire up FSMs however you want!

- Key strategy: Build large circuits from smaller ones
- Problem: Wiring up FSMs can introduce combinational cycles



- Most hardware description languages work this way
 - Just wire up FSMs however you want!
 - Got a cycle? _(ツ)_/


- Key strategy: Build large circuits from smaller ones
- Problem: Wiring up FSMs can introduce combinational cycles



- Most hardware description languages work this way
 - Just wire up FSMs however you want!
 - Got a cycle? _(ッ)_/
 - If curious, read "Verilog is weird", Dan Luu, 2013


Modules

 Minispec modules add some structure to FSMs to make them composable





- Modules separate the combinational logic to compute the outputs and the next state
 - Methods compute outputs
 - Rules compute next state
 - Methods and rules use separate input wires (method arguments vs rule inputs)

Reminder: Two-Bit Counter





Reminder: Two-Bit Counter






Reminder: Two-Bit Counter







module TwoBitCounter;

```
module TwoBitCounter;

Reg#(Bit#(2)) count(0);

method Bit#(2) getCount

= count;

Instantiates a 2-bit register named count with initial value 0

getCount method produces the output
```

```
module TwoBitCounter;
                                     Instantiates a 2-bit
                                     register named count
  Reg#(Bit#(2)) count(∅);
                                     with initial value 0
  method Bit#(2) getCount
                                     getCount method
                                     produces the output
    = count;
  input Bool inc;
                                 increment rule computes
                                 the next state: if inc input
  rule increment;
                                 is True, updates count to
    if (inc)
                                 to count + 1
       count <= count + 1;</pre>
  endrule
endmodule
```

```
module TwoBitCounter;
                                     Instantiates a 2-bit
                                     register named count
  Reg#(Bit#(2)) count(∅);
                                     with initial value 0
  method Bit#(2) getCount
                                     getCount method
                                     produces the output
    = count;
  input Bool inc;
                                 increment rule computes
                                 the next state: if inc input
  rule increment;
                                 is True, updates count to
    if (inc)
                                 to count + 1
       count <= count + 1;</pre>
  endrule
                                 Rules execute automatically
endmodule
                                 every cycle
```

The Reg#(T) Module

- Reg#(T) is a register of values of type T
 - e.g., Reg#(Bool) or Reg#(Bit#(16)), not Reg#(16)

The Reg#(T) Module

- Reg#(T) is a register of values of type T
 - e.g., Reg#(Bool) or Reg#(Bit#(16)), not Reg#(16)
- Register writes use a special register assignment operator: <=
 - e.g., count <= count + 1, not count = count + 1</p>

The Reg#(T) Module

- Reg#(T) is a register of values of type T
 - e.g., Reg#(Bool) or Reg#(Bit#(16)), not Reg#(16)
- Register writes use a special register assignment operator: <=
 - e.g., count <= count + 1, not count = count + 1</p>
- <= has two key differences from =</p>
 - 1. = assigns to variable immediately, but<= updates register at the end of the cycle
 - 2. Registers can be written at most once per cycle

module FourBitCounter;

```
module FourBitCounter;
TwoBitCounter lower;
TwoBitCounter upper;
```

Instantiates a TwoBitCounter submodule named *Lower* (stores lower 2 bits of our count)

```
module FourBitCounter;
  TwoBitCounter lower;
  TwoBitCounter upper;


method Bit#(4) getCount =
    {upper.getCount, lower.getCount};
Instantiates a TwoBitCounter
submodule named Lower
(stores lower 2 bits of our count)
```

```
module FourBitCounter;
                             Instantiates a TwoBitCounter
  TwoBitCounter lower;
                             submodule named Lower
  TwoBitCounter upper;
                             (stores lower 2 bits of our count)
  method Bit#(4) getCount =
    {upper.getCount, lower.getCount};
  input Bool inc;
                           increment rule sets the inputs
  rule increment;
                           of lower and upper submodules
    lower.inc = inc;
    upper.inc = inc && (lower.getCount == 3);
  endrule
endmodule
```


```
module FourBitCounter;
                              Instantiates a TwoBitCounter
  TwoBitCounter lower;
                             submodule named Lower
  TwoBitCounter upper;
                              (stores lower 2 bits of our count)
  method Bit#(4) getCount =
    {upper.getCount, lower.getCount};
  input Bool inc;
                            increment rule sets the inputs
  rule increment;
                            of lower and upper submodules
    lower.inc = inc;
    upper.inc = inc && (lower.getCount == 3);
  endrule
                       Increment upper counter when lower
endmodule
                        counter wraps around from 3 to 0
```


March 15, 2022 MIT 6.004 Spring 2022 L11-14

Basic module (with registers only)





Basic module (with registers only)







Basic module (with registers only)






Basic module (with registers only)






Basic module (with registers only)





General module (with other submodules)



1. Submodules, which can be registers or other user-defined modules to allow composition of modules


Basic module (with registers only)






- 1. Submodules, which can be registers or other user-defined modules to allow composition of modules
- Methods produce outputs given some input arguments and the current state


Basic module (with registers only)






- 1. Submodules, which can be registers or other user-defined modules to allow composition of modules
- Methods produce outputs given some input arguments and the current state
- Rules produce the next state and submodule inputs given some external inputs and the current state

Basic module (with registers only)





- 1. Submodules, which can be registers or other user-defined modules to allow composition of modules
- Methods produce outputs given some input arguments and the current state
- Rules produce the next state and submodule inputs given some external inputs and the current state
- Inputs represent external inputs controlled by the enclosing module

Modules Compose Cleanly

- In 6.004 we will only use strict hierarchical composition, which obeys two restrictions:
 - 1. Each module interacts only with its own submodules
 - 2. Methods do not read inputs (only their own arguments)

Modules Compose Cleanly

- In 6.004 we will only use strict hierarchical composition, which obeys two restrictions:
 - 1. Each module interacts only with its own submodules
 - 2. Methods do not read inputs (only their own arguments)
- These conditions guarantee two nice properties:
 - 1. It is impossible to get combinational cycles
 - 2. Very simple semantics: System behaves as if rules fire sequentially, outside-in (i.e., first the outermost module, then its submodules, and so on)

Modules Compose Cleanly

- In 6.004 we will only use strict hierarchical composition, which obeys two restrictions:
 - 1. Each module interacts only with its own submodules
 - 2. Methods do not read inputs (only their own arguments)
- These conditions guarantee two nice properties:
 - 1. It is impossible to get combinational cycles
 - 2. Very simple semantics: System behaves as if rules fire sequentially, outside-in (i.e., first the outermost module, then its submodules, and so on)
 - Minispec supports non-hierarchical composition (with similar guarantees), but we will not use it

Simulating and Testing Modules

Simulating and Testing Modules

- Modules can be simulated/tested with testbenches
 - Another module that uses the tested module as a submodule
 - Drives its inputs through a sequence of test cases
 - Checks that outputs are as expected

Simulating and Testing Modules

- Modules can be simulated/tested with testbenches
 - Another module that uses the tested module as a submodule
 - Drives its inputs through a sequence of test cases
 - Checks that outputs are as expected

Simulating and Testing Modules

- Modules can be simulated/tested with testbenches
 - Another module that uses the tested module as a submodule
 - Drives its inputs through a sequence of test cases
 - Checks that outputs are as expected
- System functions let testbench modules output results and control simulation
 - \$\psi\$ \$\display to print output
 - \$finish to terminate simulation
 - System functions have no hardware meaning, are ignored when synthesized

Multi-Cycle Computations


- Sequential circuits can implement more computations than combinational circuits
 - Variable amount of input and/or output
 - Variable number of steps

- Sequential circuits can implement more computations than combinational circuits
 - Variable amount of input and/or output
 - Variable number of steps
- Example: Build a circuit that adds two numbers of arbitrary length


- Sequential circuits can implement more computations than combinational circuits
 - Variable amount of input and/or output
 - Variable number of steps
- Example: Build a circuit that adds two numbers of arbitrary length
 - Combinational: Can't, inputs/outputs must have fixed width

- Sequential circuits can implement more computations than combinational circuits
 - Variable amount of input and/or output
 - Variable number of steps
- Example: Build a circuit that adds two numbers of arbitrary length
 - Combinational: Can't, inputs/outputs must have fixed width
 - Sequential: Trivial, e.g., add one bit per cycle:


- Sequential circuits can implement more computations than combinational circuits
 - Variable amount of input and/or output
 - Variable number of steps
- Example: Build a circuit that adds two numbers of arbitrary length
 - Combinational: Can't, inputs/outputs must have fixed width
 - Sequential: Trivial, e.g., add one bit per cycle:




- Sequential circuits can implement more computations than combinational circuits
 - Variable amount of input and/or output
 - Variable number of steps
- Example: Build a circuit that adds two numbers of arbitrary length
 - Combinational: Can't, inputs/outputs must have fixed width
 - Sequential: Trivial, e.g., add one bit per cycle:



- Sequential circuits can implement more computations than combinational circuits
 - Variable amount of input and/or output
 - Variable number of steps
- Example: Build a circuit that adds two numbers of arbitrary length
 - Combinational: Can't, inputs/outputs must have fixed width
 - Sequential: Trivial, e.g., add one bit per cycle:



- Sequential circuits can implement more computations than combinational circuits
 - Variable amount of input and/or output
 - Variable number of steps
- Example: Build a circuit that adds two numbers of arbitrary length
 - Combinational: Can't, inputs/outputs must have fixed width
 - Sequential: Trivial, e.g., add one bit per cycle:



March 15, 2022 MIT 6.004 Spring 2022 L11-19

```
def gcd(a, b):
    x = a
    y = b
    while x != 0:
        if x >= y: # subtract
            x = x - y
        else: # swap
            (x, y) = (y, x)
    return y
```

```
def gcd(a, b):
    x = a
    y = b
    while x != 0:
        if x >= y: # subtract
        x = x - y
        else: # swap
        (x, y) = (y, x)
    return y
Example: gcd(15, 6)
    x: 15    y: 6
    x: 15    y:
```

```
def gcd(a, b):
    x = a
    y = b
    while x != 0:
    if x >= y: # subtract
    x = x - y
    else: # swap
    (x, y) = (y, x)
    return y
Example: gcd(15, 6)
    x: 15    y: 6
    subtract
    subtract
    x = x - y
    else: # swap
    (x, y) = (y, x)
```

 Euclid's algorithm efficiently computes the greatest common divisor (GCD) of two numbers:

Example: gcd(15, 6)
x: 15 y: 6
y: 6
subtract

```
def gcd(a, b):
    x = a
    y = b
    while x != 0:
    if x >= y: # subtract
        x = x - y
    else: # swap
        (x, y) = (y, x)
    return y
```

```
Example: gcd(15, 6)
x: 15 y: 6
y: 6
subtract
subtract
```

```
def gcd(a, b):
    x = a
    y = b
    while x != 0:
    if x >= y: # subtract
        x = x - y
    else: # swap
        (x, y) = (y, x)
    return y
Example: gcd(15, 6)
    x: 15    y: 6
    subtract
    subtract
    3    6
    if x >= y: # swap
    (x, y) = (y, x)
    return y
```

```
def gcd(a, b):
    x = a
    y = b
    while x != 0:
    if x >= y: # subtract
        x = x - y
    else: # swap
        (x, y) = (y, x)
    return y
Example: gcd(15, 6)
    x: 15    y: 6
    subtract
    9    6    subtract
    3    6    swap
    x = x - y
    else: # swap
    (x, y) = (y, x)
```

```
def gcd(a, b):
    x = a
    y = b
    while x != 0:
    if x >= y: # subtract
        x = x - y
    else: # swap
        (x, y) = (y, x)
    return y
Example: gcd(15, 6)
    x: 15    y: 6
    subtract
    9    6    subtract
    3    6   swap
    6    3
    else: # swap
    (x, y) = (y, x)
```

```
def gcd(a, b):
    x = a
    y = b
    while x != 0:
    if x >= y: # subtract
        x = x - y
    else: # swap
        (x, y) = (y, x)
    return y
Example: gcd(15, 6)
    x: 15    y: 6
    subtract
    9    6    subtract
    3    6    swap
    3    subtract
    3    subtract
    3    subtract
    4    swap
    (x, y) = (y, x)
```

```
Example: gcd(15, 6)
def gcd(a, b):
                           x: 15 y: 6
 x = a
                                          subtract
 V = b
                                       6 subtract
 while x != 0:
                                       6 swap
   if x >= y: # subtract
                                       3 subtract
     x = x - y
                                6
   else: # swap
     (x, y) = (y, x)
 return y
```

```
Example: gcd(15, 6)
def gcd(a, b):
 x = a
                          x: 15 y: 6
                                         subtract
 V = b
                                      6 subtract
 while x != 0:
                                      6 swap
   if x >= y: # subtract
                                      3 subtract
     x = x - y
                              6
                                      3 subtract
   else: # swap
     (x, y) = (y, x)
 return y
```


```
Example: gcd(15, 6)
def gcd(a, b):
                           x: 15 y: 6
 x = a
                                          subtract
 V = b
                                       6 subtract
 while x != 0:
                                       6 swap
   if x >= y: # subtract
                                       3 subtract
     x = x - y
                                6
                                       3 subtract
   else: # swap
     (x, y) = (y, x)
                                0
 return y
```

```
Example: gcd(15, 6)
def gcd(a, b):
                           x: 15 y: 6
 x = a
                                          subtract
 V = b
                                       6 subtract
 while x != 0:
                                       6 swap
   if x >= y: # subtract
                                       3 subtract
     x = x - y
                                6
                                         subtract
   else: # swap
     (x, y) = (y, x)
                                0
 return y
                                    result
```

```
Example: gcd(15, 6)
def gcd(a, b):
                                    y: 6
 x = a
                           x: 15
                                          subtract
 V = b
                                        6 subtract
 while x != 0:
                                        6 swap
   if x >= y: # subtract
                                        3 subtract
     x = x - y
                                6
                                          subtract
   else: # swap
     (x, y) = (y, x)
                                0
 return y
                                     result
```


- Takes a variable number of steps
- Approach: Build a sequential circuit that performs one iteration of the while loop per cycle

```
def gcd(a, b):
    x = a
    y = b
    while x != 0:
        if x >= y:
            x = x - y
        else:
            (x, y) = (y, x)
    return y
```





```
def gcd(a, b):
    x = a
    y = b
    while x != 0:
        if x >= y:
            x = x - y
        else:
            (x, y) = (y, x)
    return y
```







```
def gcd(a, b):
    x = a
    y = b
    while x != 0:
        if x >= y:
            x = x - y
        else:
            (x, y) = (y, x)
    return y
```







```
def gcd(a, b):
    x = a
    y = b
    while x != 0:
        if x >= y:
            x = x - y
        else:
            (x, y) = (y, x)
    return y
```







```
def gcd(a, b):
    x = a
    y = b
    while x != 0:
        if x >= y:
            x = x - y
        else:
            (x, y) = (y, x)
    return y
```







```
def gcd(a, b):
    x = a
    y = b
    while x != 0:
        if x >= y:
            x = x - y
        else:
            (x, y) = (y, x)
    return y
```







```
def gcd(a, b):
    x = a
    y = b
    while x != 0:
        if x >= y:
            x = x - y
        else:
            (x, y) = (y, x)
    return y
```







```
def gcd(a, b):
    x = a
    y = b
    while x != 0:
        if x >= y:
            x = x - y
        else:
            (x, y) = (y, x)
    return y
```





```
def gcd(a, b):
    x = a
    y = b
    while x != 0:
        if x >= y:
            x = x - y
        else:
            (x, y) = (y, x)
    return y
```






```
def gcd(a, b):
  while x != 0:
    if x >= y:
      X = X - Y
      (x, y) = (y, x)
```


MIT 6.004 Spring 2022 March 15, 2022 L11-21

GCD Circuit



March 15, 2022 MIT 6.004 Spring 2022 L11-21

GCD Circuit



March 15, 2022 MIT 6.004 Spring 2022 L11-21

```
typedef Bit#(32) Word;
module GCD;
```

```
typedef Bit#(32) Word;
module GCD;
Reg#(Word) x(1);
Reg#(Word) y(0);
```

```
typedef Bit#(32) Word;
module GCD;
Reg#(Word) x(1);
Reg#(Word) y(0);
input Bool start;
input Word a;
input Word b;
```

```
typedef Bit#(32) Word;
module GCD;
  Reg#(Word) x(1);
  Reg#(Word) y(0);
  input Bool start;
  input Word a;
  input Word b;
  rule gcd;
    if (start) begin
      x \leftarrow a; y \leftarrow b;
    end else if (x != 0) begin
      if (x \ge y) begin // subtract
         X \le X - Y;
      end else begin // swap
         x \leftarrow y; y \leftarrow x;
      end
    end
  endrule
```

```
typedef Bit#(32) Word;
module GCD;
  Reg#(Word) x(1);
  Reg#(Word) y(0);
  input Bool start;
  input Word a;
  input Word b;
  rule gcd;
    if (start) begin
      x <= a; y <= b;
    end else if (x != 0) begin
      if (x \ge y) begin // subtract
        X \le X - Y;
      end else begin // swap
        x \leftarrow y; y \leftarrow x;
      end
    end
  endrule
  method Word result = y;
  method Bool isDone = (x == 0);
endmodule
```

```
typedef Bit#(32) Word;
module GCD;
  Reg#(Word) x(1);
  Reg#(Word) y(0);
  input Bool start;
  input Word a;
  input Word b;
  rule gcd;
    if (start) begin
      x <= a; y <= b;
    end else if (x != 0) begin
      if (x \ge y) begin // subtract
        X \le X - Y;
      end else begin // swap
        x \leftarrow y; y \leftarrow x;
      end
    end
  endrule
  method Word result = y;
  method Bool isDone = (x == 0);
endmodule
```

Poor interface: Several inputs and outputs are closely coupled

```
typedef Bit#(32) Word;
module GCD;
 Reg#(Word) x(1);
 Reg#(Word) y(0);
 input Bool start;
 input Word a;
 input Word b;
 rule gcd;
    if (start) begin
      x <= a; y <= b;
    end else if (x != 0) begin
      if (x \ge y) begin // subtract
        X \leq X - Y;
      end else begin // swap
        x \le y; y \le x;
      end
   end
 endrule
 method Word result = y;
 method Bool isDone = (x == 0);
endmodule
```

Poor interface: Several inputs and outputs are closely coupled

 New GCD computation is started by setting start input to True and passing arguments through inputs a and b

```
typedef Bit#(32) Word;
module GCD;
 Reg#(Word) x(1);
 Reg#(Word) y(0);
 input Bool start;
 input Word a;
 input Word b;
 rule gcd;
   if (start) begin
      x <= a; y <= b;
   end else if (x != 0) begin
      if (x >= y) begin // subtract
        X \le X - Y;
      end else begin // swap
        x \le y; y \le x;
      end
   end
 endrule
 method Word result = y;
 method Bool isDone = (x == 0);
endmodule
```

Poor interface: Several inputs and outputs are closely coupled

- New GCD computation is started by setting *start* input to True and passing arguments through inputs *a* and *b*
- Several cycles later, the module signals that it has finished by having isDone return True; only then, the result method returns the correct result for gcd(a,b)

The previous GCD module has a poor interface

- The previous GCD module has a poor interface
 - Easy to misuse. Why?

- The previous GCD module has a poor interface
 - Easy to misuse. Why?
 - e.g., may forget to check isDone and read wrong result!

- The previous GCD module has a poor interface
 - Easy to misuse. Why?
 - e.g., may forget to check isDone and read wrong result!
 - Tedious to use. Why?

- The previous GCD module has a poor interface
 - Easy to misuse. Why?
 - e.g., may forget to check isDone and read wrong result!
 - Tedious to use. Why?
 - e.g., if start is False, we still have to set the a and b inputs, even though they are not used!

- The previous GCD module has a poor interface
 - Easy to misuse. Why?
 - e.g., may forget to check isDone and read wrong result!
 - Tedious to use. Why?
 - e.g., if start is False, we still have to set the a and b inputs, even though they are not used!
- To design good interfaces, group related inputs and outputs

- The previous GCD module has a poor interface
 - Easy to misuse. Why?
 - e.g., may forget to check isDone and read wrong result!
 - Tedious to use. Why?
 - e.g., if start is False, we still have to set the a and b inputs, even though they are not used!
- To design good interfaces, group related inputs and outputs
 - In our case, GCD should have:
 - A single output that is either invalid or a valid result
 - A single input that is either no arguments or arguments

- The previous GCD module has a poor interface
 - Easy to misuse. Why?
 - e.g., may forget to check isDone and read wrong result!
 - Tedious to use. Why?
 - e.g., if start is False, we still have to set the a and b inputs, even though they are not used!
- To design good interfaces, group related inputs and outputs
 - In our case, GCD should have:
 - A single output that is either invalid or a valid result
 - A single input that is either no arguments or arguments
 - This requires we learn about one last type...

- Maybe#(T) represents an optional value of type T
 - Either Invalid and no value, or Valid and a value

- Maybe#(T) represents an optional value of type T
 - Either Invalid and no value, or Valid and a value
- Possible implementation: A value + a valid bit

```
typedef struct { Bool valid; T value; } Maybe#(type T);
```

- Maybe#(T) represents an optional value of type T
 - Either Invalid and no value, or Valid and a value
- Possible implementation: A value + a valid bit typedef struct { Bool valid; T value; } Maybe#(type T);
 - Although we could implement our own, optional values are so common that Maybe#(T) has a few built-in operations

- Maybe#(T) represents an optional value of type T
 - Either Invalid and no value, or Valid and a value
- Possible implementation: A value + a valid bit

```
typedef struct { Bool valid; T value; } Maybe#(type T);
```

 Although we could implement our own, optional values are so common that Maybe#(T) has a few built-in operations

```
Maybe#(Word) x = Invalid; // no need to give value!
Maybe#(Word) y = Valid(42); // must specify a value
```

- Maybe#(T) represents an optional value of type T
 - Either Invalid and no value, or Valid and a value
- Possible implementation: A value + a valid bit

```
typedef struct { Bool valid; T value; } Maybe#(type T);
```

 Although we could implement our own, optional values are so common that Maybe#(T) has a few built-in operations

```
typedef struct {Word a; Word b;} GCDArgs;
module GCD;
  Reg#(Word) x(1);
  Reg#(Word) y(0);
```

```
typedef struct {Word a; Word b;} GCDArgs;
module GCD;
  Reg#(Word) x(1);
  Reg#(Word) y(0);
  input Maybe#(GCDArgs) in;
```

```
typedef struct {Word a; Word b;} GCDArgs;
module GCD;
  Reg#(Word) x(1);
  Reg#(Word) y(0);
  input Maybe#(GCDArgs) in;
  rule gcd;
    if (isValid(in)) begin
      let args = fromMaybe(?, in);
      x \leftarrow args.a; y \leftarrow args.b;
    end else if (x != 0) begin
      if (x \ge y) begin // subtract
        X \le X - Y;
      end else begin // swap
        x \leftarrow y; y \leftarrow x;
      end
    end
  endrule
```

```
typedef struct {Word a; Word b;} GCDArgs;
module GCD;
  Reg#(Word) x(1);
  Reg#(Word) y(0);
  input Maybe#(GCDArgs) in;
  rule gcd;
    if (isValid(in)) begin
      let args = fromMaybe(?, in);
      x \leftarrow args.a; y \leftarrow args.b;
    end else if (x != 0) begin
      if (x \ge y) begin // subtract
        X \le X - Y;
      end else begin // swap
        x \le y; y \le x;
      end
    end
  endrule
  method Maybe#(Word) result =
    (x == 0)? Valid(y) : Invalid;
endmodule
```

```
typedef struct {Word a; Word b;} GCDArgs;
module GCD;
 Reg#(Word) x(1);
 Reg#(Word) y(0);
 input Maybe#(GCDArgs) in;
 rule gcd;
    if (isValid(in)) begin
      let args = fromMaybe(?, in);
      x <= args.a; y <= args.b;</pre>
    end else if (x != 0) begin
      if (x \ge y) begin // subtract
        X \le X - Y;
      end else begin // swap
        x \le y; y \le x;
      end
    end
 endrule
 method Maybe#(Word) result =
    (x == 0)? Valid(y): Invalid;
endmodule
```

Single input and output:

- New GCD computation is started by setting a Valid input in (which always includes a and b)
- When GCD computation finishes, result becomes a Valid output

Summary

- Modules implement FSMs in a composable way
 - Extra structure to FSMs: Combinational logic split into rules (produce next state) and methods (produce outputs)
 - Clean hierarchical composition: No combinational cycles, system behaves as if rules execute outside-in

Summary

- Modules implement FSMs in a composable way
 - Extra structure to FSMs: Combinational logic split into rules (produce next state) and methods (produce outputs)
 - Clean hierarchical composition: No combinational cycles, system behaves as if rules execute outside-in
- Sequential circuits can implement more computations than combinational circuits
 - Variable amount of input and/or output
 - Variable number of steps

Summary

- Modules implement FSMs in a composable way
 - Extra structure to FSMs: Combinational logic split into rules (produce next state) and methods (produce outputs)
 - Clean hierarchical composition: No combinational cycles, system behaves as if rules execute outside-in
- Sequential circuits can implement more computations than combinational circuits
 - Variable amount of input and/or output
 - Variable number of steps
- To build simple, easy-to-use module interfaces, group related inputs and outputs

Thank you!

Next lecture:
Arithmetic Pipelines