

S32K1_S32M24x Real-Time Drivers AUTOSAR R21-11

Version 3.0.0

21 March 2025

Release notes

1 Getting Started

1.1 Package content

This release contains the NXP S32K1_S32M24x Real-Time Drivers Version 3.0.0:

- "eclipse/plugins/<mod>_TS_T40D2M30I0R0" directories - Tresos Plugins, 1 per module.
- "SW32K1_S32M24x_RTD_R21-11_3.0.0_D2503.exe"
- "SW32K1_S32M24x_RTD_R21-11_3.0.0_D2503_ReleaseNotes.pdf" - This file.
- "SW32K1_S32M24x_RTD_R21-11_3.0.0_D2503_DesignStudio_updatesite.zip"
- "SW32K1_S32M24x_RTD_R21-11_3.0.0_D2503_SafetyPackage.zip" - contains FMEA reports and Safety Manual.
- "SW32K1_S32M24x_RTD_R21-11_3.0.0_D2503_QualityPackage.zip"
- "SW32K1_S32M24x_RTD_R21-11_3.0.0_D2503_SCR.txt"
- Various other files: GettingStarted.htm start page and associated images, the license.txt EULA file and the Uninstall.exe utility for removing the RTD installation.

1.2 Installation Design Studio

1.2.1 Bundled in S32 Design Studio

S32 RTD is delivered bundled in the S32 Design Studio. In this case, it's already configured and ready to use. New S32DS project wizard and New S32DS project from Example can be used to create S32 RTD based projects.

1.2.2 Delivered as an extension for S32 Design Studio

S32 RTD is delivered as an Update Site for S32 Design Studio "S32DS 3.6.0". In this case, it must be installed by opening Help -> S32 Design Studio Extensions and Updates -> Add Update Sites and selecting the archive file containing the S32 RTD software and then check the S32 RTD software package to be installed and continue the installation process. After it is installed, New S32DS project wizard and New S32DS project from Example can be used to create S32 RTD based projects.

S32DS v3.6 installation flow:

1. Install S32Design Studio 3.6: S32DS_3.6.0_win32.x86_64.exe
2. Install updatesite for this release: SW32K1_S32M24x_RTD_R21-11_3.0.0_D2503_DesignStudio_updatesite.zip

1.3 Installation EB Tresos

Follow the installer steps. By default the installer will create a link between the installation target directory and a selected EB Tresos installation. If you choose not to create a link, you can later create one manually or you can copy all "<mod>_TS_T40D2M30I0R0" directories and .JAR files to the "<Tresos Install Path>\plugins" directory.



2 Release Specifics

The S32K1_S32M24x Real-Time Drivers Version 3.0.0 is AUTOSAR R21-11 compliant. The AUTOSAR Configuration ARXML specification takes precedence over AUTOSAR SWS PDF Specifications if there are discrepancies.

The S32K1_S32M24x Real-Time Drivers Version 3.0.0 can be used also in non-AUTOSAR environment, as a collection of peripheral drivers designed to simplify and accelerate application development on NXP microcontrollers.

2.1 Release Details

This is the S32K1_S32M24X Real-Time Drivers release Version 3.0.0, supporting AUTOSAR R21-11 and non-AUTOSAR, with functionality and testing on S32K1 and S32M24x family of processor.

This release contains a deviation from AUTOSAR recommended version check inside source files.

This release has RFP quality in terms of testing and quality documentation. RFP release contains all features and is fully tested on Customer Engineering Samples or Qual Intend Samples.

RFP release is software release that can be used in cars production. RFP release is delivered with complete software documentation, quality package and safety package.

In all source files, Software Version values are checked (major, minor, patch). AUTOSAR release or SWS versions are not checked during preprocessing/template generation.

The correct SWS versions are exported by each module.

The functions contained in the Dem, Det, EcuC, EcuM, Rte and interface plugins are sample stub functions.

These functions should be replaced by the user developed code during integration.

The Resource module is needed to select the MCU derivative.

The derivatives supported can be found in the Resource module definition file, parameter 'ResourceSubderivative'.

This release was developed and tested using:

- Silicon Chip S32K116 (0N96V), 48 LQFP
- Silicon Chip S32K118 cut 1.0 (0N97V), 64 LQFP
- Silicon Chip S32K142 cut 1.0 (0N33V), 100 LQFP
- Silicon Chip S32K144 cut 2.1 (0N57U), 100 LQFP
- Silicon Chip S32K144W SWLH (0P64A) CTPX1950B
- Silicon Chip S32K146 cut 1.0 (0N73V), 144 LQFP
- Silicon Chip S32K148 cut 1.0 (0N20V), 144 LQFP
- Silicon Chip P32M244CC WKHS 0P69K 20231008
- Silicon Chip P32M244LC WKHS 0P69K 20231008
- Silicon Chip P32M242CC MKHS 0P69K 20231201
- Silicon Chip P32M242LC WKHS 0P69K 20231201
- S32K-MB PCB 28767 RevA SCH RevB
- S32K1XXCVD-Q048 PCB 30838 RevX1 SCH RevA
- S32K14XCVD-Q064 PCB 29454 RevX2 SCH RevA1
- S32K144-100LQFP PCB 28768 RevA SCH RevX1
- XS32K14XCVD-Q144 PCB 29559 RevX2 SCH RevB
- XS32M2XXCVB-Q064 PCB 53099 RevX1 SCH RevA

The following limitations are present in this release:

- Known issue with GCC compiler, all RTD drivers : Warning regarding enum size is thrown by the linker due to usage of "-fno-short-enums" option: "use of enum values across objects may fail". The drivers do not use any library enum types - no functional impact.
- Known issue with IAR compiler, all RTD drivers : Warning regarding stack usage is thrown for reference implementations of core exceptions in startup files when drivers are compiled with IAR. These functions are provided as reference code and can be replace/modified by the application.
- Usage of IAR compiler option "-enable_stack_usage " will issue warnings regarding uncalled functions (eg : interrupt handlers). This should be disregarded.
- Due to RAM size on devices S32K11x it is not recommend to build the RTD drivers project targeting RAM.
- Known issue with S32DS: Values in ecpd output file are duplicated when using S32DS version 3.6. A workaround is adding the following argument in s32ds.ini "Dcom.nxp.swtools.periph.components.loading.new=false".
- During this SW product development, the achieved code coverage is between 82.45% min and 100% max, as it can be seen in the individual Code Coverage Summary reports. Nevertheless, the whole code went through a diligently inspection-based review.

2.2 Used Documentation

This release was developed and tested with the following documents:

Table 1. Reference Manuals

Document Title	Version and Date
S32K1xx Series Reference Manual	Rev.14.1, 01/2024
S32M24x Reference Manual	Rev. 5, 12/2024
S32K1xx Data Sheet	Rev. 14, 08/2021
S32M2xx Data Sheet	Rev. 7, 12/2024

Table 2. Implemented Errata

Document Title	Maskset	Date
S32K116 Mask Set Errata for Mask	0N96V	Rev. 17/JAN/2024, 1/2024
S32K118 Mask Set Errata for Mask	0N97V	Rev. 15/JAN/2024, 1/2024
S32K142 Mask Set Errata for Mask	0N33V	Rev. 15/JAN/2024, 1/2024
S32K144W Mask Set Errata for Mask	0P64A	Rev. 03/JUL/2024, 7/2024
S32K144 Mask Set Errata for Mask	0N57U	Rev. 15/JAN/2024, 1/2024
S32K146 Mask Set Errata for Mask	0N73V	Rev. 15/JAN/2024, 1/2024
S32K148 Mask Set Errata for Mask	0N20V	Rev. 15/JAN/2024, 1/2024
S32M244 Mask Set Errata for Mask	P64A+P69K	Rev.1, 8/2024
S32M242 Mask Set Errata for Mask	N33V+P69K	Rev.1, 8/2024

2.3 Supported Derivatives

The software described in this document is intended to be used with the following microcontroller devices of NXP :

- s32k116_qfn32
- s32k116_lqfp48

- s32k118_lqfp48
- s32k118_lqfp64
- s32k142_lqfp48
- s32k142_lqfp64
- s32k142_lqfp100
- s32k142w_lqfp48
- s32k142w_lqfp64
- s32k144_lqfp48
- s32k144_lqfp64
- s32k144_lqfp100
- s32k144_mapbga100
- s32k144w_lqfp48
- s32k144w_lqfp64
- s32k146_lqfp64
- s32k146_lqfp100
- s32k146_mapbga100
- s32k146_lqfp144
- s32k148_lqfp100
- s32k148_mapbga100
- s32k148_lqfp144
- s32k148_lqfp176
- s32m244_lqfp64
- s32m243_lqfp64
- s32m242_lqfp64
- s32m241_lqfp64

The mapping between MWCT1xxxS parts and S32K1XX is showed in the table below:

MWCT1xxxS derivative	S32K1xx derivative
MWCT1014S_LQFP64	S32K144_LQFP64
MWCT1014S_LQFP100	S32K144_LQFP100
MWCT1015S_LQFP100	S32K146_LQFP100
MWCT1015S_MAPBGA100	S32K146_MAPBGA100
MWCT1016S_MAPBGA100	S32K148_MAPBGA100

Note: MWCT part numbers contain NXP confidential IP for Qi Wireless Power, and they are tested with:

- Silicon Chip S32K144 cut 2.1 (maskset 0N57U), 100 LQFP (FS32K144UAVLL)

2.4 Modules Configuration

2.4.1 EB Tresos

Modules configurations were developed and tested using the Tresos Configuration Tool version "*EB tresos Studio 29.0.0 b220329-0119*"

Configuration definition files were developed according to AUTOSAR 4.7.0, AUTOSAR_EcucParamDef.arxml

A folder named "<mod>_TS_TtDdMmliRr" exists for each delivered module (<mod>). It is called a Tresos plugin for the module. A plugin contains the AUTOSAR module definition file (epd), the Tresos Xpath Data Model module definition file (xdm), the module user and integration manuals, the module configuration generation

template source files, and the module driver static source files. Additional necessary Tresos specific tooling files are also included.

Plugin Encoding: <mod>_TS_TtDdMmliRr

Important change related to the plugin notation:

- "m" = coding major and minor version number, can contain 1 or more digits
- "i" = patch number.

The major version number will be left out, if it is "0", in this case "m" contains 1 digit only, otherwise it contains 2 digits

For this release:

- t=40, CortexM Architecture
- d=2, S32K1XX (derivative)
- m=30, Release major and minor version
- i=0, Release patch version
- r=0, Reserved

2.4.2 S32 Design Studio

Configuration components were developed using "S32DS 3.6.0".

The components are split in three tools inside S32 Design Studio: Pins Tool, Clocks Tool, Peripherals tool which enable the generation of configuration structures to be used by both Autosar and low-level drivers.

2.5 Support and Driver Plugins Delivered

Table 3. Support and Driver Plugins Delivered

Plugin	Low level interface	SW Version	Description
ADC	Adc_Ip, Pdb_Ip	sw version 3.0.0	Driver, Analog to Digital Conversion
AE	Hvm_Ip, Ae_Ip	sw version 3.0.0	Driver, Application Extension
BASENXP	N/A	sw version 3.0.0	Base Module, General AUTOSAR and Hardware Specific register files
CAN_43_FLEXCAN	FlexCAN_Ip	sw version 3.0.0	Driver, Controller Area Network
CANTRCV_43_AE	N/A	sw version 3.0.0	Driver, Can Transceiver
CRC	Crc_Ip	sw version 3.0.0	Driver, Cyclic Redundancy Check
DIO	Gpio_Ip	sw version 3.0.0	Driver, Digital Input Output
DPGA	Dpga_Ip	sw version 3.0.0	Driver, Differential Programmable Gain Amplifier
ETH_43_ENET	ENET	sw version 3.0.0	Driver, Ethernet
FEE	N/A	sw version 3.0.0	Driver, Flash EEPROM Emulation
GPT	Ftm_Gpt_Ip, Lpit_Gpt_Ip, Lptmr_Gpt_Ip, Srtc_Ip	sw version 3.0.0	Driver, General Purpose Timer
GDU	Gdu_Ip	sw version 3.0.0	Driver, Gate Driver Unit
I2C	FlexIo_I2C, LPI2C_Ip	sw version 3.0.0	Driver, Inter-Integrated Circuit
ICU	Cmp_Ip, Ftm_Icu_Ip, Lptmr_Icu_Ip, Lpit_Icu_Ip, Port_Ci_Icu_Ip	sw version 3.0.0	Driver, Input Capture Unit

Table 3. Support and Driver Plugins Delivered....continued

Plugin	Low level interface	SW Version	Description
LIN_43_LPUART_FLEXIO	Lpuart_Lin_Ip, Flexio_Lin	sw version 3.0.0	Driver, Local Interconnect Network
LINTRCV_43_AE	N/A	sw version 3.0.0	Driver, Lin Transceiver
MCL	Dma_Ip, Cache_Ip, Trgmux_Ip	sw version 3.0.0	Driver, Microcontroller Library
MCU	Clock_Ip, Power_Ip, Ram_Ip	sw version 3.0.0	Driver, Microcontroller Unit
MEMACC	NA	sw version 3.0.0	Driver, Memory Access
MEM_43_INFLS	Ftfe_Ip	sw version 3.0.0	Driver, Mem Internal Flash
MEM_43_EXFLS	Qspi_Ip	sw version 3.0.0	Driver, Mem External Flash
MEM_43_EEP	Ftfe_Ip	sw version 3.0.0	Driver, Mem EEPROM
OCOTP	AeMemOtp_Ip	sw version 3.0.0	Driver, On-Chip One Time Programmable Controller
OCU	Ftm_Ocu_Ip	sw version 3.0.0	Driver, Output Control Unit
PLATFORM	startup, System_Ip, IntCtrl_Ip, Mpu_Ip	sw version 3.0.0	Driver, Platform
PORT	Gpio_Ip, Port_Ip	sw version 3.0.0	Driver, Port
PWM	FlexIO_Pwm_Ip, Ftm_Pwm_Ip	sw version 3.0.0	Driver, Pulse Width Modulation
QDEC	Ftm_Qdec_Ip	sw version 3.0.0	Driver, Quadrature Decoder
RESOURCE	N/A	sw version 3.0.0	Resource Module, Required by all other modules to select MCU derivative
RM	Dma_Mux_Ip	sw version 3.0.0	Driver, Resource Manager
I2S	Sai_Ip, FlexIO_Ip	sw version 3.0.0	Driver, Inter-IC Sound
SPI	FlexIO_Spi, Lpspi	sw version 3.0.0	Driver, Serial Peripheral Interface
UART	FlexIo_UART, Lpuart_Uart_Ip	sw version 3.0.0	Driver, UART Driver
WDG	Ewm_Ip (External WDG monitor), Wdog_Ip, AeWdog_Ip	sw version 3.0.0	Driver, Watchdog
CANIF	N/A	sw version 3.0.0	Support Stub, Controller Area Network Interface
DEM	N/A	sw version 3.0.0	Support Stub, Diagnostic Event Manager
DET	N/A	sw version 3.0.0	Support Stub, Development Error Tracer
ECUC	N/A	sw version 3.0.0	Support Stub, ECU Configuration
ECUM	N/A	sw version 3.0.0	Support Stub, ECU State Manager
ETHIF	N/A	sw version 3.0.0	Support Stub, Ethernet Interface
ETHTRCV	N/A	sw version 3.0.0	Support Stub, Ethernet Transceiver
ETHSWT	N/A	sw version 3.0.0	Support Stub, Ethernet Switch
LINIF	N/A	sw version 3.0.0	Support Stub, Local Interconnect Network Interface
MEMIF	N/A	sw version 3.0.0	Support Stub, Memory Interface
OS	N/A	sw version 3.0.0	Support Stub, Operating System

Table 3. Support and Driver Plugins Delivered...continued

Plugin	Low level interface	SW Version	Description
RTE	N/A	sw version 3.0.0	Support Stub, only for Schedule Manager
WDGIF	N/A	sw version 3.0.0	Support Stub, Watchdog Interface
MKA	N/A	sw version 3.0.0	Support Stub, Macsec Key Assignment

2.6 Module Plugin Folder Structure

Table 4. Module Plugin Folder Structure

Folder or file	Description
<mod>_TS_TtDdMmliRr\anchors.xml	Tresos Configuration tooling documentation data file
<mod>_TS_TtDdMmliRr\plugin.xml	Tresos Configuration tooling data file
<mod>_TS_TtDdMmliRr\ant_generator.xml	Tresos Configuration tooling data file
<mod>_TS_TtDdMmliRr\autosar\<mod>.epd	Module Parameter Definition in AUTOSAR format
<mod>_TS_TtDdMmliRr\config\<mod>.xdm	Module Parameter Definition in Tresos XDM format
<mod>_TS_TtDdMmliRr\config_ext\<mod>PreConfiguration.xdm	Module Parameter Default Configuration in Tresos XDM format[1]
<mod>_TS_TtDdMmliRr\doc\AUTOSAR_RTD_<mod>_IM.pdf	Module Integration Manual
<mod>_TS_TtDdMmliRr\doc\AUTOSAR_RTD_<mod>_UM.pdf	Module User's Manual
<mod>_TS_TtDdMmliRr\generate_PB	Post-build source files (only if applicable)
<mod>_TS_TtDdMmliRr\generate_PB\src	Post-build source file templates (only if applicable)
<mod>_TS_TtDdMmliRr\generate_PB\include	Post-build source file header templates (only if applicable)
<mod>_TS_TtDdMmliRr\generate_LT	Link-time source files (only if applicable)
<mod>_TS_TtDdMmliRr\generate_LT\src	Link-time source file templates (only if applicable)
<mod>_TS_TtDdMmliRr\generate_LT\include	Link-time source file templates (only if applicable)
<mod>_TS_TtDdMmliRr\generate_PC\	Pre-compile source files
<mod>_TS_TtDdMmliRr\generate_PC\src	Pre-compile source files templates
<mod>_TS_TtDdMmliRr\generate_PC\include	Pre-compile source files templates
<mod>_TS_TtDdMmliRr\generate_swcd	Module BSWMD file
<mod>_TS_TtDdMmliRr\include\	Module driver header files
<mod>_TS_TtDdMmliRr\META-INF	Tresos Configuration tooling data and signature files
<mod>_TS_TtDdMmliRr\src\	Module driver source files[2]

Notes:

[1] Not available for all plugins.

[2] The Support Stub Resource contains the "resource" folder instead of the "src" folder.

2.7 Compiler Options

This release was developed and tested with:

- NXP GCC 10.2.0 20200723 (Build 1728 Revision g5963bc8)
- Green Hills Multi 7.1.6d / Compiler 2020.1.4
- IAR ANSI C/C++ Compiler V8.40.3.228/W32 for ARM Functional Safety

2.8 Examples and Demos

The drivers provide a set of examples. For details, please refer to Examples\...\readme.txt file from each driver folder.

3 Known Issues for S32K1 RTD 3.0.0

3.1 Known Issues for 3.0.0

ID	Headline
ARTD-172639	[S32K1_M24X 3.0.0 FSRA Improvement] GPT Traceability
ARTD-169518	[SPI] Cannot config more SpiExternalDevice on S32DS with S32G-RTD 5.0.0
ARTD-164644	[ETH][ENET][K148] Enet_Ip_SetSpeed only effective for RMII mode
ARTD-163592	[ETH] The configuration for the SIM subsystem registers should be added to the IPL driver in ETH module
ARTD-92326	[MCU] S32DS import from arxml file does not change the settings in Clock Tool
ARTD-54102	[SPI][S32K][FLEXIO] Master CS is only continuous between datas in channel but not between channels in job
ARTD-173086	[MemAcc] Exclusive Areas are missing for guarding global variables in MainFunction
ARTD-173074	[MEM_EXFLS][S32K1][ITG] QSPI_IP_031_001 is not completely tested
ARTD-173068	[MEM_EXFLS][S32K1] QSPI_IP_031_001 is not completely implemented
ARTD-172836	[S32K1][MEM_EEP] Remove and update redundant DET lines in driver
ARTD-172849	[MCU] Fixing MCU Traceability finding
ARTD-172842	[AE] Fixing misra rule 8.13
ARTD-168328	[BLN_RTD_4.7_S32K1XX_S32M24x_3.0.0][S32K1xx] Other derivatives than S32K148(with ENET) are present in DS
ARTD-163584	[MCU] K1_M2 S32CT configuration between Clocks tool and Mcu component not match
ARTD-161118	[S32K1][gpt] Generated headers cannot be built in case sensitive file systems
ARTD-144240	[I2S]: EBT/DS Comparison: Separate Rx/Tx enabling and Separate Rx/Tx Callbacks not available in EBT
ARTD-143126	[S32K3XX_S32M27x_5.0.0][I2S]: Flexio DMA transmits incorrect data when BytesWidth is 8
ARTD-133588	[Platform] Core power down after loading the image of the low power mode test
ARTD-168018	[S32K1_M24X 3.0.0][PORT] Port_Init: setting the pin direction is not the final step of the pad initialization
ARTD-167941	[S32K1_M24X 3.0.0][ADC]: Starting a conversion during async calibration fails the calibration

ID	Headline
ARTD-167028	[S32K1_M24X 3.0.0][SPI]: Need to limit configuration on Tresos and CT
ARTD-166496	[I2S] Compiler Directives #define 's are generating in single line in EB Tresos 29.7
ARTD-167042	[PWM] After calling Pwm_DeInit, the signal pin does not return to the idle state
ARTD-165932	[PLATFORM][S32K1_M24X 3.0.0] Platform_init funtion occur hard fault when user init out of range Partition ID
ARTD-167083	[PWM] Difference code gen EB and CT
ARTD-166562	[ADC] AdcPdbInterruptDelayPeriod not conditioned by the adc group delays
ARTD-166051	[Spi] Description for spi source clocks are not correct
ARTD-165936	[GPT][S32K1-M24X] Different code generate between EB and CT
ARTD-164268	[MCU] CPR_RTD_00110.mcu is not implemented for all modes
ARTD-166062	[S32K1_M24X 3.0.0] [CRC] Lack of constrain with node Algorithm type at IPL and HLD layer
ARTD-165219	[PWM][S32K1XX_M24X_3.0.0] Incorrect output signal when using channel fault
ARTD-164854	[SPI] Set SpiDevErrorDetect node default value to false to follow Autosar
ARTD-162870	Incorrect define value for the LOL_INT bit
ARTD-154948	[Mem_ExFls] Bswmd file should not have MemMainFunctionPeriod configurable
ARTD-152987	[MCU] Incorrect implementation of the req CPR_RTD_00110.mcu
ARTD-151686	[Spi] ecvd missing some node relative of SpiBaudrateConfig
ARTD-140322	[MCU] GetClockFrequency returns invalid value when clock is off
ARTD-148179	[MCU]: The description for some configuration item is inappropriate.
ARTD-134229	MCU: Type of function "Clock_Ip_GetClockFrequency" not follow Requirement
ARTD-145593	[memacc] Locking mechanism needs rework part 2 - Follow up
ARTD-7913	[MCU] Fix VSMD errors related to XPath expression for MIN attributes - resource file not found
ARTD-144278	[Mcu] when import McuPreconfiguration.epc to project, node POST_BUILD_VARIANT_USED is always read-only
ARTD-112976	[OCOTP][S32K3XX] Fix finding from Safety Assessment for UML design
ARTD-107833	[i2s] Driver makefile needs to be updated with the correct version of AUTOSAR SWS specification
ARTD-102221	[i2s] Validation of partition reference should be OS version independent
ARTD-126874	[Mem_ExFls] "Return value" field in ReqExport for Mem_Suspend and Mem_Resume is not correct - follow up
ARTD-141362	[DIO] S32CT doesn't raise an error when config a UnAvailablePortPins
ARTD-99266	[MemAcc] Interface of MemAcc_RequestLock is inconsistent between ReqImport.txt and MemAcc.h files (Follow-up)
ARTD-101475	[Mem_INFLS]: The performance for read is too slow.
ARTD-109062	[S32DS 3.5.6][BASE]Paths of RTD and other settings should be removed after detaching
ARTD-96711	[S32K3xx_S32M27x_4.0.0] LIN: Fix findings in Code Review Checklist
ARTD-100060	[FEE] Implementation of Fee_JobEndNotification is not correct
ARTD-100206	[LINTRCV] Wakeup flag should be checked when init driver
ARTD-99025	[S32K3xx_S32M27x_4.0.0] I2S: Different the syntax name of callback function

ID	Headline
ARTD-98831	[I2S] Build fail when using multicore and disable dev error detect node
ARTD-86699	[MCU]: The description for some configuration item is inappropriate.
ARTD-34888	[MCU] Requirement CPR_RTD_00011 is implemented incorrectly
ARTD-76065	[S32K1XX_M24X RTM 2.0.0] Dio: The example project build fail on K144
ARTD-66280	[LINTRCV] Bswmd file contains dummy implementation
ARTD-66277	[CANTRCV] Bswmd file contains dummy implementation
ARTD-10501	[MCL] Mcl_GetDmaInstanceStatus function can not get active bit on CR register
ARTD-172268	[LPI2C] Unable to set Clock Hold in slave mode.
ARTD-140779	[LINTRCV] difference between driver files that generated by S32CT and EB tresos
ARTD-140384	[S32K3_M27x 5.0.0] AE: function prototypes in Ae.h are different from requirement
ARTD-117881	[AE]Rename Base to BaseNXP in EBT and Oslf to BaseNXP in S32CT
ARTD-101563	[AE] Fix warnings in VSMD report.
ARTD-97136	[GPT] Build code fail on S32DS

4 Changes List for S32K1_M24x RTD 3.0.0

4.1 Change List for 3.0.0

ID	Subtype	Headline and Description
ARTD-8089	Bug	<p>[I2S] For I2S over SAI the DMA transferred data is incorrect when FIFO packing enabled</p> <p>SAI set DMA transfer and FIFO packing: MUX mode: MUX_DISABLED: not working MUX_LINE: not working MUX_MEM: not working</p>
ARTD-13848	New Feature	<p>[MCL] FTM global time base feature</p> <p>NewWorkDescription: Implement into MCL component the support for FTM global time base feature. MCL should provide an API for enabling/disabling SIM > FTM_GTB_SPLIT_EN</p> <p>Requirement source: N/A (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: N/A</p>
ARTD-19536	Bug	<p>[S32XX][PORT] Port driver have to add some Det_reportError function following requirement</p> <p>Detailed description (how to reproduce it): If Det is enabled, some function shall report specify error and return without any other action. Detail:</p> <p>CPR_RTD_00423.port: The function Port_ResetPinMode shall report PORT_E_MODE_UNCHANGEABLE error and return without any other action, if the parameter PortPinModeChangeable is set to FALSE.</p> <p>CPR_RTD_00426.port*: The function Port_SetAsUnusedPin shall report PORT_E_MODE_UNCHANGEABLE error and return without any other action, if the parameter PortPinModeChangeable is set to FALSE.</p> <p>CPR_RTD_00428.port*: The function Port_SetAsUsedPin shall report PORT_E_MODE_UNCHANGEABLE error and return without any other action, if the parameter PortPinModeChangeable is set to FALSE.</p> <p>SWS_Port_00223: The function Port_SetPinMode shall reportPORT_E_MODE_UNCHANGEABLE error and return without any other action, if the parameter PortPinModeChangeable is set to FALSE.</p> <p>Preconditions: [...]</p> <p>Test Case ID (internal TC that caught the defect) optional: [...]</p>

ID	Subtype	Headline and Description
		<p>Observed behavior: [...]</p> <p>Expected behavior:</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Port driver should add some Det_reportError function with specify error following the requirement in Detailed Description.</p>
ARTD-22762	New Feature	<p>[MCU] Implement interrupts in IP component</p> <p>NewWorkDescription: Implement interrupts in IP component. Interrupts shouldn't be implemented in MCU HLD component. MCU HLD implements wrappers over IP components. ISR is shared between clock and power IPs, a solution must be found to implement it in one of the drivers and send notifications from one driver to the other.</p> <p>Requirement source: [...] NA</p> <p>Proposed solution optional: Implement ISR in one of the drivers and send notifications from one driver to the other.</p>
ARTD-25932	New Feature	<p>[BASE][S32DS] Remove the reference clock from BaseNXP in IPL to Mcu/EcuC in HLD</p> <p>Detailed description (how to reproduce it): S32DS: Get rid of the reference clock from BaseNXP in IPL to Mcu/EcuC in HLD.</p> <p>!image-2022-04-15-16-45-54-723.png!</p> <p>{_*}Preconditions:_{_*}{_*}</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>Observed behavior: The component from IPL depends on the other in HLD</p> <p>Expected behavior: The component from IPL can work independently, without any reference from HLD.{_*}{_*}</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-29209	Bug	<p>[DIO] Investigate the violations from CWEReport</p> <p>Detailed description (how to reproduce it): There are 2 violations were found in the RTD_DIO_CWEReport. Please come to see the attachment for more details</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: There are 2 violations were found in the RTD_DIO_CWEReport. Please come to see the attachment for more details</p> <p>Expected behavior: All the violations need to be fixed</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-38632	Bug	<p>[Dio] S32DS doesn't raise an error when naming two Channel Group Identification that are similar.</p> <p>Detailed description (how to reproduce it): at port 0: !screenshot-1.png!thumbnail! at port 1: !screenshot-2.png!thumbnail! Dio Channel Group Identification are similar names. But S32DS doesn't raise an error.</p> <p>Preconditions: Make a new S32Z project, add Dio, and configure as described above.</p> <p>Test Case ID (internal TC that caught the defect) optional: Dio_TC_COT_201</p> <p>Observed behavior: Like above</p>


ID	Subtype	Headline and Description
		<p>Expected behavior:*</p> <p>An error must be raised</p> <p>Proposed solution optional:</p>
ARTD-52191	New Feature	<p>[WDGIF] Generate a new macro to represent all instances used</p> <p>NewWorkDescription: When we develop a new platform that has more WDG instances in the past, the Wdgif needs to be updated as the condition below :</p> <p>!image-2022-12-23-13-33-39-040.png!width=892,height=191!</p> <p>To avoid wasting effort on this, the code generation can generate a new macro to represent all instances which are being used.</p> <p>Requirement source: N/A (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Generate a new macro if there is at least one WDG instance is being used: <code>*(color:#00875a)USE_WDG_INSTANCE_ANY</code> Use this new macro instead of repeating each macro for each instance</p>
ARTD-53051	Bug	<p>[SPI] Inconsistent SCK in continuous transfer</p> <p>Detailed description (how to reproduce it): When SpiExternalDevice is configured with SpiDataShiftEdge = TRAILING, SpiShiftClockIdleLevel = LOW (CPOL = CPHA = 0), and SpiExternalDevice/SpiCsContinuous = TRUE, generated SCK low level duration may be incorrect between subsequent series of SCK pulses, defined by SpiChannel/SpiDataWidth.</p> <p>See attachment (SpiBaudRate = 1.0E-7, SpiChannel/SpiDataWidth = 8, LPSPI2 input clock 40MHz, SCK yellow, SOUT purple, CS green).</p> <p>This can be worked-around by configuring SpiExternalDevice/SpiTimeCs2Cs with desired SCK low level duration, but ideally, it should be handled automatically by the driver code. As stated in SpiTimeCs2Cs description, this parameter shouldn't affect continuous transfers anyway.</p> <p>Preconditions: SpiExternalDevice/SpiBaudRate configured with resulting LPSPI_CCR1[SCKSET] > 0.</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: Incorrect SCK low pulse (inter-frame delay) in continuous transfer,</p> <p>Expected behavior: SCK low pulse duration consistent in continuous transfer.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: LPSPI_CCR1[SCKSCK] should be set equal to LPSPI_CCR1[SCKSET].</p>
ARTD-54761	New Feature	<p>[WDG] Update documentation with note about fix for Multiple instances of Wdg cannot generate in parallel</p> <p>NewWorkDescription: An issue will be occurred with multiple Wdg instances generation in parallel. The reason for this issue is, only a single plugin folder for Wdg is used to supports multiple instances, and the folders like "generate", "generate_PC", "generate_PB", "generate_swcd" are common. They are all accessed from plugin xml for each instance from the TemplateBasedCodeGenerator. We should warn users about Multiple instances of Wdg cannot generate in parallel.</p> <p>Requirement source: Customer Request</p> <p>Proposed solution optional: # Add the following setting in TemplateBasedCodeGenerator of WDG instances:</p> <p>!image-2022-12-01-18-51-26-654.png!</p> <p>2. Add a note in UM/IM about this limitation.</p>
ARTD-59652	New Feature	<p>[I2S] Merge Slave and Master LLD APIs</p> <p>NewWorkDescription: Develop Slave Flexio I2s</p> <p>Requirement source: FLEXIO_I2S_IP_016_001 FLEXIO_I2S_IP_015_001 FLEXIO_I2S_IP_013_001</p>

ID	Subtype	Headline and Description
		<p>FLEXIO_I2S_IP_011_001</p> <p>(e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: NA</p>
ARTD-62490	New Feature	<p>[S32K1][WDG] Add validation code for Wdg_Service()</p> <p>NewWorkDescription: Add validations for Wdg_Service() calls, in Wdg_Channel.c. This should satisfy requirements SWS_Wdg_00035, SWS_Wdg_00052.</p> <p>These should be similar to other Wdg functions.</p> <p>Requirement source: SWS_Wdg_00035: When development error detection is enabled for the Wdg Driver module: the watchdog servicing routine shall check whether the Wdg module's state is WDG_IDLE (meaning the watchdog driver and hardware are initialized and the watchdog is currently not being triggered or switched). If this is not the case, the function shall not trigger the watchdog hardware but raise the development error WDG_E_DRIVER_STATE. SWS_Wdg_00052: When development error detection is enabled for the Wdg Driver module: the watchdog servicing routine shall set the Wdg module's state to WDG_BUSY during its execution (indicating, that the module is busy) and shall reset the module's state to WDG_IDLE (indicating, that the module is initialized and not busy) as last operation before it returns.</p> <p>Proposed solution optional: For example, as the verifications in Wdg_SetTriggerCondition in Wdg_Channel.c</p> <pre>#if (WDG_VALIDATE_GLOBAL_CALL == STD_ON) (WDG_MULTICORE_ENABLED == STD_ON)) Std_ReturnType Valid = (Std_ReturnType)E_NOT_OK; #endif #if (WDG_MULTICORE_ENABLED == STD_ON) volatile uint32 CoreID; CoreID = (uint32) Wdg_GetCoreID(); Valid = Wdg_ChannelValidateCoreUsed(CoreID, Instance,WDG_SETTRIGGERCONDITION_ID,WDG_E_PARAM_CONFIG); if ((Std_ReturnType)E_OK == Valid) { #endif #if (WDG_VALIDATE_GLOBAL_CALL == STD_ON) Valid = Wdg_ChannelValidateTrigerCondition(Instance); if ((Std_ReturnType)E_OK == Valid) { #endif / (WDG_VALIDATE_GLOBAL_CALL == STD_ON /</pre>
ARTD-63527	Bug	<p>[MemAcc] MemAcc_JobRetrying return not correct value when blankcheck operation determined a mismatch</p> <p>Detailed description (how to reproduce it): [SAF85_S32R41 1.0.0][MemAcc] MemAcc_JobRetrying return not correct value when the blankcheck operation determined a mismatch !image-2023-04-19-06-28-45-505.png! Preconditions:</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>Observed behavior: JobResult return MEMACC_MEM_FAILED</p> <p>Expected behavior: JobResult return MEMACC_MEM_INCONSISTENT</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-66938	New Feature	<p>[os] Update copyright template</p> <p>NewWorkDescription:</p> <p>Replace : "(c) Copyright \{year range\} NXP Semiconductors All Rights Reserved." with : Copyright \{year range\} NXP</p> <p>!screenshot-2.png! to !screenshot-3.png!</p> <p>Requirement source: as described in "Updating Copyright Years" topic on this guide [https://confluence.sw.nxp.com/display/OSS/File+Headers++Copyright+and+License+Information]). (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p>





ID	Subtype	Headline and Description
		Proposed solution optional: as above
ARTD-66959	New Feature	[rte] Update copyright template NewWorkDescription: Replace : "(c) Copyright \{year range\} NXP Semiconductors All Rights Reserved." with : Copyright \{year range\} NXP !screenshot-2.png! to !screenshot-3.png! Requirement source: as described in "Updating Copyright Years" topic on this guide [https://confluence.sw.nxp.com/display/OSS/File+Headers+-+Copyright+and+License+Information]). (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: as above
ARTD-67371	Bug	[WDG] Add M4 to enable the ClearResetRequest functions according to CPR_RTD_00434.wdg Detailed description (how to reproduce it): Traceability matrix report of release SJA11xx ASR 4.4 RTM 1.0.0 has a warning about Undefined Requirement refer to 'Wdg_ChannelClearResetRequest_Activity'. This is because SJA11XX doesn't support Clear Reset Request feature, but source code of this feature is exposed for all platform. Preconditions: N/A. Test Case ID (internal TC that caught the defect) optional: N/A. Observed behavior: Warning is generated in Traceability matrix report of release SJA11xx ASR 4.4 RTM 1.0.0 Expected behavior: There is no warning in Traceability Matrix Report. Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: Add M4 to guard all code related to ClearResetRequest functions.
ARTD-70300	Bug	[mcu] Cannot wake up S32M244 if the debugger is not attached I have the following configuration XS32M2XXCVB-Q064 (SCH-53099 REV A) with an M244C. I have one button that puts the MCU in VLPS mode and another that wakes it up. Everything works fine if the debugger is attached. When I put the MCU in VLPS mode without the debugger attached, I can't wake it up. If I attach the debugger after putting the MCU in VLPS, it is "core power down", whereas with the debugger attached in VLPS it was "running (sleeping)". I also tried STOP1 and STOP2 modes, and when I have the debugger attached everything works fine. When not attached, it's the same, I can't wake it up. The difference is that when I have the debugger attached, after I put the MCU in STOP1 or STOP2, it is not in "core power down" as in the VLPS. The state is 'running (sleeping)', it is stuck at WFI and now I can wake it up using the button, which didn't work before I attached the debugger.
ARTD-72698	Bug	[BASE] StandardType are missing suffix U in definition Detailed description (how to reproduce it) There are many macro define in StandardTypes.h are missing U as suffix for definition. Where it actually need to define as unsigned int according to Autosar Spec !image.png width=464,height=223! eg: brief Logical state active. implements SymbolDefinitions_enum*//define STD_ACTIVE 0x01 / brief Logical state idle. implements SymbolDefinitions_enum*//define STD_IDLE 0x00 / brief ON State. implements SymbolDefinitions_enum*//define STD_ON 0x01 / brief OFF state. implements SymbolDefinitions_enum*//define STD_OFF 0x00 / brief Return code for failure/error. implements SymbolDefinitions_enum*// #define E_NOT_OK 0x01 Preconditions: Using Base module Test Case ID (internal TC that caught the defect) optional: NONE Observed behavior:

ID	Subtype	Headline and Description
		<p>Miss match in type</p> <p>Expected behavior: No miss match in type</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Define as Autosar Specification</p>
ARTD-75301	Bug	<p>Update requirement and design UML with changing for Clock_Ip_PowerModeChangeNotification</p> <p>Detailed description (how to reproduce it): Function Clock_Ip_PowerModeChangeNotification}} is changed to Clock_Ip_PowerNotifications}} in ticket ARTD-22762</p> <p>The function name must be applied also for Requirement on DOORs and UML design</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: N/A</p> <p>Expected behavior: N/A</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-75549	Bug	<p>[MCU] Driver code should disallow the configuration of clocks while the chip is in other modes than RUN_MODE</p> <p>Detailed description (how to reproduce it): RM mentions:</p> <p>!image-2023-07-08-10-00-23-257.png!</p> <p>The current implementation of the driver code is only restricting configuring clocks while the chip is in other modes than RUN_MODE if Default Error Detect is Enabled</p> <p>!image-2023-07-08-10-03-11-374.png!</p> <p>In the purpose of increasing the safety of MCU module.</p> <p>The line of code: CLOCK_IP_DEV_ASSERT(CLOCK_IP_RUN_POWER_MODE_STATUS == ((IP_SMC->PMSTAT & SMC_PMSTAT_PMSTAT_MASK) >> SMC_PMSTAT_PMSTAT_SHIFT)) should be replaced by checking IP_SMC->PMSTAT in Mcu_InitClock() and return ClockStatus = E_NOT_OK if the chip is in other modes than RUN_MODE</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: The current implementation of the driver code is only restricting configuring clocks while the chip is in other modes than RUN_MODE if Default Error Detect is Enabled</p> <p>Expected behavior:</p> <p>The line of code: CLOCK_IP_DEV_ASSERT(CLOCK_IP_RUN_POWER_MODE_STATUS == ((IP_SMC->PMSTAT & SMC_PMSTAT_PMSTAT_MASK) >> SMC_PMSTAT_PMSTAT_SHIFT)) should be replaced by checking IP_SMC->PMSTAT in Mcu_InitClock() and return ClockStatus = E_NOT_OK if the chip is in other modes than RUN_MODE</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>The line of code: CLOCK_IP_DEV_ASSERT(CLOCK_IP_RUN_POWER_MODE_STATUS == ((IP_SMC->PMSTAT & SMC_PMSTAT_PMSTAT_MASK) >> SMC_PMSTAT_PMSTAT_SHIFT)) should be replaced by checking IP_SMC->PMSTAT in Mcu_InitClock() and return ClockStatus = E_NOT_OK if the chip is in other modes than RUN_MODE</p>
ARTD-76172	Bug	<p>[MCU] Missing code generation for GPIO_CLK gate in s32ct s32k118</p> <p>Detailed description (how to reproduce it): Step 1: Create s32ds project for s32k118</p> <p>Step 2: Disable GPIO gate in SIM module and update code (picture 1)</p>

ID	Subtype	Headline and Description
		<p>Issue : GPIO gate can not be generate on output file. On eb is ok (picture 2)</p> <p>Preconditions: s32ct, s32k118</p> <p>Test Case ID (internal TC that caught the defect) optional: Mcu_TC_FCT_0514</p> <p>Observed behavior: Missing GPIO gate configuration in output generation file</p> <p>Expected behavior: Possible to generate GPIO gate</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-79139	Bug	<p>[AE] EVENTS_STATUS[FRAMEWIDTH_FL] bit is sometimes set after calling Ae_Init()</p> <p>Detailed description (how to reproduce it): After calling Ae_Init(), EVENTS_STATUS[FRAMEWIDTH_FL] bit is sometimes set (Indicates that the duration of an SPI access was not as expected). This causes the test to be unstable (randomly passed or failed). Then I added a delay before calling Ae_Init() > the test passed.</p> <p>After investigating, I see that the driver code is not implemented to check if AE is booted successfully before accessing to it. The issue I mention above shall come from this.</p> <p>!image-2023-07-21-17-24-19-451.png!</p> <p>Preconditions: EVENTS_ENABLE[FRAMEWIDTH_EN] bit must be set</p> <p>Test Case ID (internal TC that caught the defect) optional: Ae_TS_014</p> <p>Observed behavior: Test randomly failed at Eu_assert()</p> <p>Expected behavior: Test passed</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [....]</p>
ARTD-79415	Bug	<p>[GPT] SRTC interrupt can not be raised more 2 times</p> <p>Detailed description (how to reproduce it): [Tester modifies a test use SRTC with 5 interrupt times, but notification function has been called only 2 times. !image-2023-07-25-09-31-50-973.png!</p> <p>The detail issue is below:</p> <p>At the time start timer, the truly value was loaded to compare register is "Target_time 1" and first time interrupt with Target_time 1. ! image-2023-07-25-09-09-426.png!</p> <p>So, interrupt process of SRTC resets value of TAR register (TAR value = 0)</p> <p>!image-2023-07-25-09-20-07-747.png!</p> <p>and loads this Target_time by Global variable and second time interrupt with Target_time by function Srtc_Ip_ProcessAlarmInterrupt(). !image-2023-07-25-09-20-45-512.png!</p> <p>!image-2023-07-25-09-21-16-953.png!</p> <p>When compute newAlarmTime, it will be equal 0 Target_time = Target_time. Since then, counter register counts from Target_time value but TAR value was fixed at Target_time and cannot interrupt any more.</p> <p>Preconditions: [Config SRTC IP with continuous mode, enable notification and interrupt more 2 times.]</p> <p>Test Case ID (internal TC that caught the defect) optional: [Ip_SRTC_TS_001, GPT_TS_001]</p> <p>Observed behavior: [Test and review driver code.]</p> <p>Expected behavior: [Although spurious interrupt protection by write to TAR to clear TAF but it is not necessary is 0 value.]</p>




ID	Subtype	Headline and Description
		<p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [Driver shall maintain old value of TAR to compute newAlarmTime.]</p>
ARTD-79575	Bug	<p>[WDG] WdgSettingsOff uses EDITABLE = FALSE attribute instead of READONLY</p> <p>Detailed description (how to reproduce it): In Wdm.xml file, the Container WdgSettingsOff is using attribute "<a:a name='EDITABLE' value='false'/>" The container WdgSettingsOff is not used, but it still is implemented to follow the ASR REQ ECU_Wdg_00122. !image-2023-07-26-14-11-57-499.png!width=556,height=115!</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: NA</p> <p>Expected behavior: Should be use "<a:a name='READONLY' value='true'/>"</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Replace <a:a name='EDITABLE' value='false'/> by <a:a name='READONLY' value='true'/></p>
ARTD-80581	New Feature	<p>[I2C] Add guard LPI2C_IP_COMMON_IRQ_MASTER_AND_SLAVE for function Lpi2c_Ip_ModuleIRQHandler</p> <p>NewWorkDescription: The function Lpi2c_Ip_ModuleIRQHandler is only used if LPI2C_IP_COMMON_IRQ_MASTER_AND_SLAVE is defined. Please investigate and guard all the codes related to this macro to reduce code size</p> <p>Requirement source: N/A (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: N/A</p>
ARTD-81124	Bug	<p>[MCL] Update resource files with additional fields related to cache types available</p> <p>Detailed description (how to reproduce it): During S32N development some restriction were added related to CacheEnable field in Tresos. Because not all cores support L1 caches the CacheEnable field shall be editable only for cores that support L1 cache. For this reason the following fields were added in resource files.</p> <p>"</p> <p>Mcl.Cache.L1RCore:1 Mcl.Cache.L1MCore:0 Mcl.Cache.Lmem:0</p> <p>"</p> <p>Because the rest of the platforms are missing the above information in resource files the CacheEnable field in Tresos is not editable thus the user is not able to enable Cache support.</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: CacheEnable field in Tresos is not editable for platforms that support L1 cache.</p> <p>Expected behavior: CacheEnable field shall be editable for cores that support L1 cache and for those that do not support L1Cache the field shall be greydout.</p> <p>Proposed Solution: Changes made in ARTD-79915 shall be reverted and the resource files shall be updated (with the fields mentioned above) for all platfroms with L1 cache.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-81555	Bug	<p>[ocu] Ocu_SetPinAction(...) has no effect when the channel is not running</p> <p>Detailed description (how to reproduce it): Call to the {{Ocu_SetPinAction(...)}} has no effect if the channel is not running.</p>

ID	Subtype	Headline and Description
		<p>Ocu_StopChannel(MY_CH); ... Ocu_SetPinAction(MY_CH, OCU_TOGGLE); / no effect / Ocu_StartChannel(MY_CH);</p> <p>Preconditions: S32Gx platform OCU channel is configured to have an associated pin Ocu_Init(...) was called</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: Pin action is not changed if the API is called when the channel is not running.</p> <p>Expected behavior: If the module is initialized, and both channel and action values are valid. then the pin action should be configured regardless the running state of the channel.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: !image-2023-08-07-14-15-09-818.png!</p>
ARTD-81655	Bug	<p>[I2s]FXIO I2S force to enable both Tx&Rx even when only Tx used</p> <p>Detailed description (how to reproduce it): [After adding an FlexIO I2S component in .mex file, trying to enable only Tx or Rx]</p> <p>Preconditions: [Configured FXIO_mcl for I2S pin.]</p> <p>Test Case ID (internal TC that caught the defect) optional: [N/A]</p> <p>Observed behavior: [Found configure error reported by .mex tool. Besides, if both Tx&Rx enabled, the callback function will be invoked by Rx even we only use Tx sendData but not invoke Rx receive API.]</p> <p>Expected behavior: [The FXIO I2S Tx / Rx can be independently enabled and use, the callback function will not be invoked twice if we didn't initiate both Tx&Rx process.]</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [N/A]</p>
ARTD-83862	New Feature	<p>[Mem_Infls] update Mem_43_JobResultType Mem_43_IPW_GetJobResult for other platform</p> <p>NewWorkDescription: update Mem_43_JobResultType Mem_43_IPW_GetJobResult follow this change as in PR ARTD-81703.</p> <p>Mem_43_JobType JobType > Mem_43_JobRuntimeInfoType JobInfo</p> <p>Test Case ID (internal TC that caught the defect) optional: Mem_InFls_TC_0001</p> <p>Requirement source: N/A (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: update second input : Mem_43_JobType JobType > Mem_43_JobRuntimeInfoType JobInfo</p>
ARTD-84809	Bug	<p>[ENET][SJA11XX] ENET driver not according to UM/spec</p> <p>Detailed description (how to reproduce it):</p> <p>The ENET driver is not according to the UM.</p> <p>When setting the READY flag of a buffer descriptor, no more changes to the fields are allowed. See description of the ENET for SJA1110:</p> <p>!image-2023-08-31-16-09-20-218.png!</p> <p>But the driver changes some fields after setting the READY flag in line 1061</p>

ID	Subtype	Headline and Description
		 <p>This can be an issue when trying to send/enqueue multiple frames fast.</p> <p>As the ENET is shared, this might affect also other products.</p> <p>However, many SW example hide this issue by sending frames "slowly". But this is unwanted in certain cases.</p> <p>Expected behavior:</p> <p>Driver is implemented according to UM.</p> <p>Proposed solution optional:</p> <p>Without verifying, but seems like setting READY (ENET_BUFDESCR_TX_READY_MASK) should happen directly before ENET_ActivateTransmit, such that no changes to the BD are made after setting READY.</p>
ARTD-85309	New Feature	<p>[Base]Definition of E_MEM_SERVICE_NOT_AVAIL shouldn't be in Std_ReturnType</p> <p>Detailed description (how to reproduce it):</p> <p>Latest MCAL version SW32K3_RTD_R21-11_3.0.0_P07 has the define of E_MEM_SERVICE_NOT_AVAIL in StandardTypes.h. In our opinion, module specific result codes should not be added to this file. It should be added to a driver specific file like MemAcc_GeneralTypes.h.</p> <p>In ASR R21-11, we have:</p>  <p>An example, This is also done for other extensions to Std_ReturnType, see for example the Crypto module.</p>  <p>Preconditions:</p> <p>NA</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>NA</p> <p>Observed behavior:</p> <p>E_MEM_SERVICE_NOT_AVAIL added to generic type Std_ReturnType</p> <p>Expected behavior:</p> <p>E_MEM_SERVICE_NOT_AVAIL wasn't added to generic type Std_ReturnType, it should be added to specific file such as MemAcc_GeneralTypes.h.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>Make Mem_Acc_General_Types.h into Base driver, remove E_MEM_SERVICE_NOT_AVAIL in StandardTypes.h</p>
ARTD-85428	Bug	<p>[Mem_ExFls] Jenkins build failure running on Linux OS due to inconsistent casing in the driver</p> <p>Observed Jenkins build failure while using SW32SAF85xx_RTD_R21-11_2.0.0_CD01 with Mem_43_EX_FLS module. The reason is that filenames are case sensitive. (Logs attached file name mem_43_flislog.txt)</p> <p>Environment* *used:* Jenkins node running on Linux OS</p> <p>RTD plugin* *issue:* Module: Mem_43_EX_FLS</p> <p>Source code includes a header file as Mem_43_EXFLS_{*}IPW{*.h} but the file saved in inc folder in lower case as Mem_43_EXFLS_{*}lpw.h{}</p> <p>Source file location c file that is giving call to header file with Upper* *case.* : C:\NXP\SW32SAF85xx_RTD_R21-11_2.0.0_CD01\eclipse\plugins\Mem_43_EXFLS_TS_T40D47M20I0R0\src</p>  <p>Header file location with lower case header file : C:\NXP\SW32SAF85xx_RTD_R21-11_2.0.0_CD01\eclipse\plugins\Mem_43_EXFLS_TS_T40D47M20I0R0\include</p> 
ARTD-86092	Bug	<p>[GPT]: The API:Gpt_GetTimeElapsed will return wrong value for the counting up type timer</p> <p>Detailed description (how to reproduce it):</p> <p>The API:Gpt_GetTimeElapsed will return wrong value for the counting up type timer.</p>  <p>Preconditions:</p> <p>None</p>

ID	Subtype	Headline and Description
		<p>Test Case ID (internal TC that caught the defect) optional: None</p> <p>Observed behavior: Return a big wrong value</p> <p>Expected behavior: return correct value</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: add exclusive proect</p>
ARTD-86398	Bug	<p>[S32ZE 1.0.0] CAN: Update Generate Code Template to generate CAN_CONFIG_EXT only in PB mode</p> <p>Detailed description (how to reproduce it):</p> <p>The collection of all configuration structure declarations now generates all of both PC and PB Modes.</p> <p>#define CAN_CONFIG_EXT</p> <p>With PC mode it is not created, it is only created in PB Mode.</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: The macro still be genrated for PreCompile and Link Time</p> <p>Expected behavior: The macro is only generated for Post Build</p> <p>Proposed solution optional: [...]</p>
ARTD-112685	Bug	<p>[memacc] The driver should not be hardware-dependent</p> <p>Detailed description (how to reproduce it):</p> <p># The driver should not be hardware-dependent. It is the job of the Mem drivers to abstract the hardware details. Currently the MemAcc configuration contains the device name, which is taken from resources: !image-2024-05-23-11-25-46-655.png!</p> <p># Device name is imported from the Mem driver and used to ensure that two jobs for the same device are not done in parallel. But this is a non-standard configuration item, so it should not be imported, because the MemAcc should work with any Mem implementation. Instead, the Mem driver instance should be used. One Mem driver instance corresponds to a device and can only perform one job at a time.</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: MemAcc configuration contains device name (e.g. XSPI)</p> <p>Expected behavior: The driver should not be hardware-dependent</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: the Mem driver instance should be used</p>
ARTD-112683	Bug	<p>[memacc] Fail status for pending job</p> <p>Detailed description (how to reproduce it):</p> <p>There is an inconsistency of the job status and job result (MemAcc_GetJobStatus, MemAcc_GetJobResult) when a Mem job fails and is retried. The result is updated in the Job info structure and from now on MemAcc_GetJobResult will return MEMACC_MEM_FAILED, even though MemAcc_GetJobStatus still returns MEMACC_JOB_PENDING. This can be confusing for the application, and not quite in line with the standard:</p> <p>Note: If a MemAcc job is still pending, the API returns the result of the last MemAcc job.</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior:</p>

ID	Subtype	Headline and Description
		<p>MemAcc_GetJobResult will return MEMACC_MEM_FAILED, even though MemAcc_GetJobStatus still returns MEMACC_JOB_PENDING</p> <p>Expected behavior: MemAcc_GetJobResult should updated status only when job is complete</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p>
ARTD-95839	New Feature	<p>[memacc] [IMPLEMENTATION] Multicore Type 1 for MEMACC Driver</p> <p>NewWorkDescription: Implement the multicore "Type 1" for the MEMACC Driver</p> <p>Requirement source: (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Reference the way to implement the multicore "Type 1" on the FLS Driver (AUTOSAR 4.4)</p> <p>Document: NXP_RealTimeDrivers_Multicore.pptx; Autosar Memstack Multicore.pptx</p>
ARTD-95842	New Feature	<p>[MemAcc] [IMPLEMENTATION] Multicore Type 3 for MEMACC Driver</p> <p>NewWorkDescription: Implement the multi partition "Type 3" for the MEMACC Driver Each Address area will have a list of partition which is configurable. When a partition request a job on MemAcc, the driver will check and only accept if the address area is configured for current partition.</p> <p>Requirement source: (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Reference the way to implement the multicore "Type 3" on the FLS Driver (AUTOSAR 4.4)</p> <p>Document: NXP_RealTimeDrivers_Multicore.pptx; Autosar Memstack Multicore.pptx</p>
ARTD-96050	Bug	<p>[I2c] Configuration imported with error from Tresos to Design Studio</p> <p>All the errors have been fixed, the code generated, and build.</p> <p>When the Application was exported from Tresos to Design Studio, in DS we have the error from the image attached.</p> <p>The I2c Baud Rate in Tresos was set to 0 and in DS it have an outrange value.</p> <p>Also if you want set another value/default value it will be overwrite with the same outrange value.</p> <p>please take a look at the following picture, I saw that there is a setValue function called. So doesn't matter what value we set, all the time will have that outrange value. !image-2023-08-01-16-51-05-886.png!</p>
ARTD-96056	New Feature	<p>[I2C][k1] Investigate the interrupts will be used by LPI2C in the interrupt handlers</p> <p>NewWorkDescription: Currently the LPI2C driver is using all the interrupts from hardware register to validate the spurious interrupt in Lpi2c_Ip_MasterIRQHandler and (*)Lpi2c_Ip_SlaveIRQHandler(*): !image-2023-07-13-11-16-49-766.png!</p> <p>But some of them are not used / not enabled by the driver and should be excluded from that list.</p> <p>Please investigate and keep only the necessary ones.</p> <p>Also investigate and find a better solution to replace the guard for S32K3XX: !image-2023-07-13-11-19-50-566.png!</p> <p>Requirement source: N/A (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: N/A</p>
ARTD-96358	New Feature	<p>[Dpga] S32M24x implement the feature Functional self-test for the amplifier and the voltage monitoring</p> <p>NewWorkDescription: According S32M24x Reference Manual, Rev. 2 Draft A, 05/2023</p> <p>implement the feature "Functional self-test for the amplifier and the voltage monitoring"</p> <p>!image-2023-06-23-18-00-50-737.png!</p> <p>Requirement source: NA</p>

ID	Subtype	Headline and Description
		<p>(e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: NA</p>
ARTD-96452	Bug	<p>[platform] Remove adhoc CCOPT values and use generated values based on resource</p> <p>Detailed description (how to reproduce it): Remove custom CCOPT and use generated values based on resource used see [PR comment]https://bitbucket.sw.nxp.com/projects/ARTD/repos/platform/pull-requests/751/overview?commentId=2165839 Remove the mentions from UM/IM as well</p> <p>Preconditions: None</p> <p>Test Case ID (internal TC that caught the defect) optional: None</p> <p>Observed behavior: Custom CCOPT are requested to be used by customer to build the code for a specific NPI these values should be generated based on configuration and not forced in CCOPT in makefiles</p> <p>Expected behavior: Use generated values</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-96947	Bug	<p>[S32K3xx_S32M27x_4.0.0] [DIO] Different sort order of Channel ID when importing epc file from EBT into S32DS</p> <p>Detailed description (how to reproduce it): Different sort order of channel ID when importing epc file from EBT into S32DS</p> <p>Preconditions: The order of channel ID arrangement when porting from EB to S32DS must be the same</p> <p>Test Case ID (internal TC that caught the defect) optional Dio_TS_010</p> <p>Observed behavior: Config EB:</p> <p>! Import to CT The order of channel id is changed leading to run test fail</p> <p>! The difference of the generate file when porting from EB to CT leads to run test fail</p> <p>!</p> <p>Expected behavior</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional</p>
ARTD-97735	New Feature	<p>[memexfls] [IMPLEMENTATION] Update code to support multicore Type 3 for MEMACC Driver</p> <p>NewWorkDescription: Move all global variable to Share no cache region. Add check core ID for each job. Only the core that requests the job can perform the job in the mainfunction</p> <p>Requirement source: (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Reference the way to implement the multicore "Type 3" on the FLS Driver (AUTOSAR 4.4)</p> <p>Document: NXP_RealTimeDrivers_Multicore.pptx; Autosar Memstack Multicore.pptx</p>
ARTD-97810	Bug	<p>[ETH] Schema file is not using VendorApiInfix</p> <p>In Eth_43_GMAC.xdm VendorApiInfix is configured as OPTIONAL true :</p> <pre><a:a name="OPTIONAL" value="true" <a:a name="READONLY" value="false"</pre> <p>Since Eth driver is using VendorApiInfix the lines should be replaced with :</p> <pre><a:a name="OPTIONAL" value="false"</pre>

ID	Subtype	Headline and Description
		<a:a name="READONLY" value="true"
ARTD-98067	New Feature	<p>[memInfs] [IMPLEMENTATION] Update code to support multicore Type 3 for MEMACC Driver</p> <p>NewWorkDescription: Move all global variable to Share no cache region. Add check core ID for each job. Only the core that requests the job can perform the job in the mainfunction</p> <p>Requirement source: (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Reference the way to implement the multicore "Type 3" on the FLS Driver (AUTOSAR 4.4)</p> <p>Document: NXP_RealTimeDrivers_Multicore.pptx; Autosar Memstack Multicore.pptx</p>
ARTD-98070	New Feature	<p>[mem_eeep] Update code to support multicore Type 3 for MEMACC Driver</p> <p>NewWorkDescription: Move all global variable to Share no cache region. Add check core ID for each job. Only the core that requests the job can perform the job in the mainfunction</p> <p>Requirement source: (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Reference the way to implement the multicore "Type 3" on the FLS Driver (AUTOSAR 4.4)</p> <p>Document: NXP_RealTimeDrivers_Multicore.pptx; Autosar Memstack Multicore.pptx</p>
ARTD-98313	Bug	<p>[S32K1] OCOTP: No error for unsupported derivative</p> <p>Detailed description (how to reproduce it): This is a clone ticket from S32K3 bug ticket (Same issue). Install the release, create a new project, add Ocotp, set the resources s32k144_mapbga100, generate code for the current project.</p> <p>Preconditions: EBT 29.2.0</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>Observed behavior: Failed to run generator for Ocotp: !image-2023-05-30-14-46-23-405.png!</p> <p>Expected behavior: Should receive an warning message which tells us that for S32K1 derivative, Ocotp is unsupported.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-98759	Bug	<p>[GPT] Function Gpt_GetTimeElapsed() returns wrong value with FTM</p> <p>Detailed description (how to reproduce it): MCAL-22136, MCAL-24446, MCAL-24449</p> <p>Kostal use S32K14X for thier BMW project. They meet the WDG and GPT issue which is similar with MCAL-22136, MCAL-24446, MCAL-24449.</p> <p>Gtp uses FTM, feed dog cycle is 500ms, WdgIf_SetTriggerCondition() call cycle is 10ms, and occasionally Gpt_GetTimeElapsed() returns a negative value during operation, resulting in the flowing problem:</p> <p>condition "if (((uint16)(uElapsedTime/Wdg_apConfigPtr[Wdg_Instance]->Wdg_u32TriggerSourceClock) > Wdg_au16Timeout[Wdg_Instance]) ((uint16)0 == u16Timeout))" in function Wdg_ChannelSetTriggerCondition() satisfies ;</p> <p>generate a reset caused by a watchdog. Debugging found that when the return value of Gpt_GetTimeElapsed() is negative, the values of u32CompareValue and u32CounterValue in the function Gpt_Ftm_GetTimeElapsed() are equal. At this time, an interrupt should be generated, but due to exclusive area protection, the interrupt is delayed and the acquired Elapedtime is also incorrect.</p> <p>Preconditions: [None]</p> <p>Test Case ID (internal TC that caught the defect) optional: [.None.]</p> <p>Observed behavior: [...None]</p> <p>Expected behavior: Gpt_GetTimeElapsed should be called out side exclusive are.</p>

ID	Subtype	Headline and Description
		<p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-98780	Bug	<p>[AE] Fix build fail in CT config</p> <p>Detailed description (how to reproduce it):</p> <p>The raw bit of node AE does not exist so it causes this error. !image-2023-11-02-14-31-28-239.png!</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: Build fail on CT</p> <p>Expected behavior: Build pass on CT</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-98828	New Feature	<p>CLONE - [SPI] Add supporting Byte Swap configuration</p> <p>NewWorkDescription: Add supporting Byte Swap configuration !image-2023-08-11-16-12-56-569.png!thumbnail!</p> <p>Requirement source: Customer Request (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: [...]</p>
ARTD-98951	Bug	<p>[AE]Fix limitation when config on both EB and CT</p> <p>Detailed description (how to reproduce it): When config on EB and CT, the error will raised if we don't have ref link in node AePlatformSourceName.</p> <p>!image-2023-11-03-10-13-58-752.png!</p> <p>!image-2023-11-03-10-12-28-162.png!</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: The error raised if won't choose source name platform.</p> <p>Expected behavior: No error raised if won't choose source name platform.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-99476	Bug	<p>Port: Macro "PORT_CONFIG_EXT" generated in Precompile mode</p> <p>Detailed description (how to reproduce it): Create new project (DS and CT)</p> <p>Add port component, add pins, config variant = Precompile</p> <p>Generate and check Port_Cfg.h</p> <p>Preconditions: Config variant = Precompile</p> <p>Test Case ID (internal TC that caught the defect) optional: Port_TS_014</p> <p>Observed behavior:</p>

ID	Subtype	Headline and Description
		<p>Macro "PORT_CONFIG_EXT" generated in Precompile mode</p> <p>!image-2023-09-13-17-28-33-901.png!width=803,height=800!</p> <p>!image-2023-09-13-17-30-40-623.png!</p> <p>Expected behavior: Macro "PORT_CONFIG_EXT" should not be used in PreCompile mode</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-99511	Bug	<p>[WDG] Wdg in EB configuration does not report error when Initial Timer smaller than Wdg Timeout</p> <p>Detailed description (how to reproduce it): In EB Configure Initial timeout: 1s Configure Wdg Timeout Period: 2s</p> <p>Preconditions:</p> <p>Test Case ID (internal TC that caught the defect) optional: Wdg_TC_FCT_0301</p> <p>Observed behavior: EB configuration does not report error when Initial timeout < Wdg Timeout Period.</p> <p>Expected behavior: EB configuration report error when Initial timeout < Wdg Timeout Period.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-99851	Bug	<p>[Mem_InFIs] MemWritePageSize dost not work as in Autosar Spec description</p> <p>Detailed description (how to reproduce it): MemWritePageSize dost not work as in Autosar Spec description => it reduces running performance.</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: Each write corresponds to this value eg: when user config MemWritePageSize = 8 and want to write 1024 btye => So it takes 1024/8 loops to write all 1024 bytes.</p> <p>Expected behavior: This value is just the smallest unit that the mem can handle</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-100063	Bug	<p>[WDG] Disable WdgClockReferencePoint container from EB and DS interface for AeWdog instance</p> <p>Detailed description (how to reproduce it): The container WdgClockReferencePoint is not used for AeWdog instance. It should be disabled from CT and EB interface</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: WdgClockReferencePoint can be set but it is not used in any code generate file.</p> <p>Expected behavior: WdgClockReferencePoint is disabled</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p>

ID	Subtype	Headline and Description
		NA
ARTD-100125	Bug	<p>[PORT]: Port_Ipw_SetGpioPadOutput and Port_Ipw_SetGpioDirChangeability should be static</p> <p>Detailed description (how to reproduce it): These functions do not represent the API of driver. It should be static.</p> <p>Preconditions:</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>Observed behavior:</p> <p>Expected behavior:</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p>
ARTD-100218	Bug	<p>[MCU] Missing implementations of macros notifying power error detections</p> <p>Detailed description (how to reproduce it):</p> <ol style="list-style-type: none"> POWER_IP_ISR_VOLTAGE_HVD_VDDINT_DETECT POWER_IP_ISR_VOLTAGE_HVD_15_DETECT POWER_IP_ISR_VOLTAGE_HVD_VDD_DETECT POWER_IP_ISR_VOLTAGE_LVD_VDDC_DETECT POWER_IP_ISR_VOLTAGE_LVD_VLS_DETECT are missing in Mcu_Ipw_ReportPowerErrorsCallback !image-2023-10-30-09-35-24-126.png! POWER_IP_ERROR_ISR_NOTIFICATION POWER_IP_DETECT_ISR_NOTIFICATION are not implemented to be able to be generated Redundant parameters of POWER_IP_DETECT_ISR_NOTIFICATION POWER_IP_DETECT_ISR_NOTIFICATION is using 2 parameters but a normal NOTIFICATION only uses 1 parameter !image-2023-10-30-09-43-29-431.png! !image-2023-10-30-09-43-49-168.png! Power_Ip_PMC_AE_VoltageDetectLvdOnVddclsr and Power_Ip_PMC_AE_VoltageDetectLvdOnVlsIsr are using wrong macros !image-2023-10-30-09-46-33-793.png! !image-2023-10-30-09-46-49-673.png! they should be POWER_IP_ISR_VOLTAGE_LVD_VDDC_DETECT and POWER_IP_ISR_VOLTAGE_LVD_VLS_DETECT <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: Missing implementations of macros notifying power error detections</p> <p>Expected behavior: Correct implementations of macros notifying power error detections</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-100254	Bug	<p>[Base] Copyright issues</p> <p>Detailed description (how to reproduce it): Please review the attached log and correct in driver template the copyright issues</p> <p>Preconditions: Plugin built</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: wrong copyright template</p> <p>Expected behavior: no issues on copyright</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p>

ID	Subtype	Headline and Description
		Proposed solution optional: NA
ARTD-100613	New Feature	<p>[WDG] Update documentation with note about fix for Multiple instances of Wdg cannot generate in parallel</p> <p>NewWorkDescription: An issue will be occurred with multiple Wdg instances generation in parallel. The reason for this issue is, only a single plugin folder for Wdg is used to supports multiple instances, and the folders like "generate", "generate_PC", "generate_PB", "generate_swcd" are common. They are all accessed from plugin xml for each instance from the TemplateBasedCodeGenerator. We should warn users about Multiple instances of Wdg cannot generate in parallel.</p> <p>Requirement source: Customer Request</p> <p>Proposed solution optional: # Add the following setting in TemplateBasedCodeGenerator of WDG instances:</p> <p>!image-2022-12-01-18-51-26-654.png!</p> <p>2. Add a note in UM/IM about this limitation.</p>
ARTD-101855	Bug	<p>[MCU] PMC_AE_MONITOR[LVDCF] flag is not cleared by Mcu driver after AE reset</p> <p>As stated by RM, PMC_AE_MONITOR[LVDCF] is always set after AE reset</p> <p>!image-2023-11-24-17-51-48-768.png!</p> <p>Mcu doesn't clear flags anymore but In order to work properly, CanPHY IP expects the flag must be cleared.</p> <p>other than that. the flags should be cleared/handled after reset in order to not loss event after that.</p> <p>!image-2023-11-24-17-54-59-912.png!</p> <p>please help to investigate it in Mcu driver if it should clear the flags or not, now when using CanTrcv driver, we must clear the flag manually in our tests.</p>
ARTD-105159	New Feature	<p>[IMPLEMENTATION] Fast APIs for ADC readings</p> <p>CR description:</p> <p>There was an analysis regarding motor control application for S32K1 and S32M2 using RTDs. The effort started migrating the motor control software from SDK to RTD and then report the findings/limitations founded in the process.</p> <p>One important thing we noticed when migrating MCAL motor control application is that PWM update API and ADC read APIs takes much more time to execute comparing with the LLD API. Please check below the table with comparison.</p> <p>!~PWM Update!~Execution time RTD Low Level!~Ftm_Pwm_Ip_FastUpdatePwmDuty (includes 3 differential pair update and Sync update)!~1.91 us **</p> <p>RTD MCAL!~Pwm_SetDutyCycle_NoUpdate(PwmChannel_0, (uint16)pwmDutyA) Pwm_SetDutyCycle_NoUpdate(PwmChannel_1, (uint16)pwmDutyB); Pwm_SetDutyCycle_NoUpdate(PwmChannel_2, (uint16)pwmDutyC); Pwm_SyncUpdate(INST_FTM3);!~52.13 us Baremetal!~FTM3->CONTROLS[0].CnV FTM3->CONTROLS[2].CnV FTM3->CONTROLS[4].CnV FTM3->SYNC != FTM_SYNC_SWSYNC_MASK;!~1.4375 us</p> <p>!~ADC Update!~Execution time RTD Low Level!~Phase A current Adc_Ip_GetConvData(INST_ADC0, 0) Phase B current Adc_Ip_GetConvData(INST_ADC1, 1) DC Bus Voltage Adc_Ip_GetConvData(INST_ADC1, 0)!~1.81 us **</p> <p>RTD MCAL!~Adc_ReadRawData(0, &ADC0CH0_array, 1, &PhaseA_Current); Adc_ReadRawData(1, &ADC1CH1_array, 1, &PhaseB_Current); Adc_ReadRawData(1, &ADC1CH0_array, 1, &DCBus_Voltage);!~14.08 us Baremetal!~Phase A current ADC0->R[0] Phase B current ADC1->R[1] DC Bus Voltage ADC1->R[0]!~1.225 us As you can see the execution time is quite higher when measuring the MCAL APIs.</p> <p>The proposal is to keep existing functions for users which prefer universal functions with higher level of abstraction and add new functions for users who need fast PWM update, and ADC read.</p> <p>Adding new functions for drivers was discussed in a meeting with Ioana-Andreea Pocea and Tomas Fedor on July 10th. Reason for this change:</p> <p>These new functions will help us to provide motor control software using AUTOSAR for customers interested in S32K1 and S32M24x. For S32M2 is particularly special as this device is about to be release next year and is targeted specifically for motor control applications. Benefit:</p> <p>Wider free space for user calculations/algorithms will put S32K1 and S32M24 into better position.</p> <p>Also these fast APIs will help us run motor control application using AUTOSAR. Use-case:</p> <p>Motor control area. HW/Application Engineer contact (as applies):</p>

ID	Subtype	Headline and Description
		<p>Felipe Garcia</p> <p>felipe.garcia_1@nxp.com</p> <p>Note: relevant documents to be attached to the ticket.</p>
ARTD-102167	Bug	<p>[crc] Validation of partition reference should be OS version independent</p> <p>Detailed description (how to reproduce it):</p> <p>Some RTD drivers (Adc, Crc, Dio, Icu, Platform, Port, Pwm, Serdes) have the following check when [drv]MulticoreEnabled = 'true':</p> <pre><a:tst expr="count(text:grep(node:refs('ASPathDataOfSchema:/TS_T40D11M40I2R0/Os')/OsApplication/*/ OsAppEcucPartitionRef, .)) = 0" true="The ECUC partition must be defined in OS."/></pre> <p>RTD shall not validate references against a certain OS version. There can be any OS version, either in a Tresos compatible plugin format or not.</p> <p>Creating a dependency to a certain version will cause the following validation error:</p> <p>!https://jira.sw.nxp.com/secure/attachment/1295507/image-2023-11-27-16-04-31-321.png!</p> <p>Preconditions: [drv]MulticoreEnabled is set to 'true' and a correct configuration of the partition is done in OS.</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>none</p> <p>Observed behavior:</p> <p>The following drivers Adc, Crc, Dio, Icu, Platform, Port, Pwm, Serdes show validation error is Tresos even when a correct reference to a partition is configured.</p> <p>Expected behavior: No error should be caused if different OSes are used.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>Option 1) Change</p> <pre>node:refs('ASPathDataOfSchema:/TS_T40D11M40I2R0/Os')/OsApplication/*/ OsAppEcucPartitionRef</pre> <p>To something like:</p> <pre>as:modconf('Os')[1]/OsApplication/*/ OsAppEcucPartitionRef</pre> <p>as found in CAN.</p> <p>Option 2) Alternatively this check can be removed altogether since drivers should not be aware of Os partition configuration. The reason is simple: partition configuration is part of high level components like: EcuM, BSWM and RTE, all above driver level.</p>
ARTD-102182	Bug	<p>[dio] Validation of partition reference should be OS version independent</p> <p>Detailed description (how to reproduce it):</p> <p>Some RTD drivers (Adc, Crc, Dio, Icu, Platform, Port, Pwm, Serdes) have the following check when [drv]MulticoreEnabled = 'true':</p> <pre><a:tst expr="count(text:grep(node:refs('ASPathDataOfSchema:/TS_T40D11M40I2R0/Os')/OsApplication/*/ OsAppEcucPartitionRef, .)) = 0" true="The ECUC partition must be defined in OS."/></pre> <p>RTD shall not validate references against a certain OS version. There can be any OS version, either in a Tresos compatible plugin format or not.</p> <p>Creating a dependency to a certain version will cause the following validation error:</p> <p>!https://jira.sw.nxp.com/secure/attachment/1295507/image-2023-11-27-16-04-31-321.png!</p> <p>Preconditions: [drv]MulticoreEnabled is set to 'true' and a correct configuration of the partition is done in OS.</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>none</p> <p>Observed behavior:</p> <p>The following drivers Adc, Crc, Dio, Icu, Platform, Port, Pwm, Serdes show validation error is Tresos even when a correct reference to a partition is configured.</p> <p>Expected behavior: No error should be caused if different OSes are used.</p>

ID	Subtype	Headline and Description
		<p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>Option 1) Change</p> <pre>node:refs('ASPathDataOfSchema:/TS_T40D11M40I2R0/Os')/OsApplication/*/OsAppEcucPartitionRef</pre> <p>To something like:</p> <pre>as:modconf('Os')[1]/OsApplication/*/OsAppEcucPartitionRef</pre> <p>as found in CAN.</p> <p>Option 2) Alternatively this check can be removed altogether since drivers should not be aware of Os partition configuration. The reason is simple: partition configuration is part of high level components like: EcuM, BSWM and RTE, all above driver level.</p>
ARTD-102242	Bug	<p>[memacc] Validation of partition reference should be OS version independent</p> <p>Detailed description (how to reproduce it):</p> <p>Some RTD drivers (Adc, Crc, Dio, Icu, Platform, Port, Pwm, Serdes) have the following check when [drv]MulticoreEnabled = 'true':</p> <pre><a:tst expr="count(text:grep(node:refs('ASPathDataOfSchema:/TS_T40D11M40I2R0/Os')/OsApplication/*/OsAppEcucPartitionRef, .)) = 0" true="The ECUC partition must be defined in OS."/></pre> <p>RTD shall not validate references against a certain OS version. There can be any OS version, either in a Tresos compatible plugin format or not.</p> <p>Creating a dependency to a certain version will cause the following validation error:</p> <p>!https://jira.sw.nxp.com/secure/attachment/1295507/image-2023-11-27-16-04-31-321.png!</p> <p>Preconditions: [drv]MulticoreEnabled is set to 'true' and a correct configuration of the partition is done in OS.</p> <p>Test Case ID (internal TC that caught the defect) optional: none</p> <p>Observed behavior:</p> <p>The following drivers Adc, Crc, Dio, Icu, Platform, Port, Pwm, Serdes show validation error is Tresos even when a correct reference to a partition is configured.</p> <p>Expected behavior: No error should be caused if different OSes are used.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>Option 1) Change</p> <pre>node:refs('ASPathDataOfSchema:/TS_T40D11M40I2R0/Os')/OsApplication/*/OsAppEcucPartitionRef</pre> <p>To something like:</p> <pre>as:modconf('Os')[1]/OsApplication/*/OsAppEcucPartitionRef</pre> <p>as found in CAN.</p> <p>Option 2) Alternatively this check can be removed altogether since drivers should not be aware of Os partition configuration. The reason is simple: partition configuration is part of high level components like: EcuM, BSWM and RTE, all above driver level.</p>
ARTD-102275	Bug	<p>[port] Validation of partition reference should be OS version independent</p> <p>Detailed description (how to reproduce it):</p> <p>Some RTD drivers (Adc, Crc, Dio, Icu, Platform, Port, Pwm, Serdes) have the following check when [drv]MulticoreEnabled = 'true':</p> <pre><a:tst expr="count(text:grep(node:refs('ASPathDataOfSchema:/TS_T40D11M40I2R0/Os')/OsApplication/*/OsAppEcucPartitionRef, .)) = 0" true="The ECUC partition must be defined in OS."/></pre> <p>RTD shall not validate references against a certain OS version. There can be any OS version, either in a Tresos compatible plugin format or not.</p> <p>Creating a dependency to a certain version will cause the following validation error:</p> <p>!https://jira.sw.nxp.com/secure/attachment/1295507/image-2023-11-27-16-04-31-321.png!</p> <p>Preconditions: [drv]MulticoreEnabled is set to 'true' and a correct configuration of the partition is done in OS.</p>

ID	Subtype	Headline and Description
		<p>Test Case ID (internal TC that caught the defect) optional:</p> <p>none</p> <p>Observed behavior:</p> <p>The following drivers Adc, Crc, Dio, Icu, Platform, Port, Pwm, Serdes show validation error is Tresos even when a correct reference to a partition is configured.</p> <p>Expected behavior:</p> <p>No error should be caused if different OSes are used.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>Option 1) Change</p> <p>node:refs('ASPathDataOfSchema:/TS_T40D11M40I2R0/OS')/OsApplication/*OsAppEcucPartitionRef To something like:</p> <p>as:modconf('OS')[1]/OsApplication/*OsAppEcucPartitionRef as found in CAN.</p> <p>Option 2) Alternatively this check can be removed altogether since drivers should not be aware of Os partition configuration. The reason is simple: partition configuration is part of high level components like: EcuM, BSWM and RTE, all above driver level.</p>
ARTD-102314	Bug	<p>[wdg] Validation of partition reference should be OS version independent</p> <p>Detailed description (how to reproduce it):</p> <p>Some RTD drivers (Adc, Crc, Dio, Icu, Platform, Port, Pwm, Serdes) have the following check when [drv]MulticoreEnabled = 'true':</p> <pre><a:tst expr="count(text:grep(node:refs('ASPathDataOfSchema:/TS_T40D11M40I2R0/OS')/OsApplication/*OsAppEcucPartitionRef, .)) = 0" true="The ECUC partition must be defined in OS."/></pre> <p>RTD shall not validate references against a certain OS version. There can be any OS version, either in a Tresos compatible plugin format or not.</p> <p>Creating a dependency to a certain version will cause the following validation error:</p> <p>!image-2023-11-27-16-04-31-321.png!</p> <p>Preconditions:</p> <p>[drv]MulticoreEnabled is set to 'true' and a correct configuration of the partition is done in OS.</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>none</p> <p>Observed behavior:</p> <p>The following drivers Adc, Crc, Dio, Icu, Platform, Port, Pwm, Serdes show validation error is Tresos even when a correct reference to a partition is configured.</p> <p>Expected behavior:</p> <p>No error should be caused if different OSes are used.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>Option 1) Change</p> <p>node:refs('ASPathDataOfSchema:/TS_T40D11M40I2R0/OS')/OsApplication/*OsAppEcucPartitionRef To something like:</p> <p>as:modconf('OS')[1]/OsApplication/*OsAppEcucPartitionRef as found in CAN.</p> <p>Option 2) Alternatively this check can be removed altogether since drivers should not be aware of Os partition configuration. The reason is simple: partition configuration is part of high level components like: EcuM, BSWM and RTE, all above driver level.</p>
ARTD-102484	Bug	<p>[Mem_InFls] Generated files got missing names when nodename too long</p> <p>Detailed description (how to reproduce it):</p> <p>Put name of MemInstance longer (such as MemInstance_Local_Config_Bank_A)</p> <p>!image-2023-11-30-14-58-44-463.png!</p>

ID	Subtype	Headline and Description
		<p>Generate project and check Mem_43_INFLS_Cfg.c file</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: Mem_43_INFLS_MemInstances definition has wrong SectorBatch's name: Mem_43_INFLS_MemInstance_Local_Config_Bank_A_SectorB cause errors !image-2023-11-30-15-00-57-087.png! Expected behavior: Correct name as Mem_43_INFLS_MemInstance_Local_Config_Bank_A_SectorBatch, Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-102661	Bug	<p>[Uart] Uart header file shall follows the naming convention as CDD_Uart.h</p> <p>Detailed description (how to reproduce it): For below CDD modules, include files are not prefixed with CDD in "Uart" plugin, CDD_Uart.h i added with below macro inclusion</p> <pre>#ifndef UART_H #define UART_H</pre> <p>instead, should have been as</p> <pre>#ifndef CDD_UART_H #define CDD_UART_H</pre> <p>Preconditions: #ifndef CDD_UART_H</p> <pre>#define CDD_UART_H</pre> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: as Detailed description</p> <p>Expected behavior: as Preconditions</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: as Preconditions</p>
ARTD-104259	Bug	<p>[MemAcc]: Fee swap error when the read & write burst size configured to 128.</p> <p>Detailed description (how to reproduce it): Swap error when the read & write burst size configured to 128. when decrease the burst read size to 1, and the burst write size to 8, it works normally. The issue come from MemAcc, when Fee request a length =128, and the requested area is on 2 sub address area (see the picture for easier to understand). MemAcc should split 2 request for each SubAddress area (Mem Instance). But currently, MemAcc only request the first subaddress with length =128. > The mem driver will not accept the job because the length is over the size of the mem instance > job fail.</p> <p>Please refer to the attached project which based on the default example.</p> <p>[^Fee_Example_S32K344.7z]</p> <p>Preconditions: read & write burst size configured to 128 and trigger swap.</p> <p>Test Case ID (internal TC that caught the defect) optional: None</p> <p>Observed behavior: FEE return error, can't swap as expected.</p> <p>Expected behavior: None</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Update code to split request for 2 SubAddress when the length is bigger than remaining length of the first SubAddress</p>
ARTD-104792	Bug	<p>[gpt] Ftm_Gpt_Ip does not start after it is stopped</p>

ID	Subtype	Headline and Description
		<p>Detailed description (how to reproduce it): When Ftm_Gpt is stopped by Ftm_Gpt_Ip_StopTimer function, it cannot be started again by Ftm_Gpt_Ip_StartTimer function. The reason is Ftm_Gpt_Ip_StopTimer_ disables the clock to the Ftm but Ftm_Gpt_Ip_StartTimer_ does not re-enable it. In the previous version the function Ftm_Gpt_Ip_StartTimer enabled the clock.</p> <p>!FtmGpt2.PNG width=603,height=254! !FtmGpt1.PNG width=622,height=170!</p> <p>Preconditions: As described above</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: As described above</p> <p>Expected behavior: Ftm_Gpt_StartTimer to start the timer after it was stopped as in the previous version clock to the module need to be enabled/selected</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-104966	Bug	<p>I2C driver needs added protection against potential race conditions</p> <p>Detailed description (how to reproduce it): There is the following code in the Lpi2c_Ip_MasterSendDataBlocking:</p> <pre>if(Master->I2cIdle) { Master->BufferSize = TxSize; Master->DataBuffer = TxBuff; Master->Direction = LPI2C_IP_SEND; Master->SendStop = SendStop; Master->I2cIdle = FALSE; Master->Status = LPI2C_IP_BUSY_STATUS;</pre> <p>Means, first there is a check if the bus is idle and then it is set to busy. It is possible that a task executes the if clause, but doesn't reach the bus busy setting, yet, because it does get interrupted by another task. That other task could also issue an i2c transfer, happily seeing that the bus is still idle. A "test-and-set" mechanisms needs to be implemented to protection against race-conditions, i.e. adding task suspend/resume for atomically checking and setting Master->I2cIdle.</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: See description</p> <p>Expected behavior: Race conditions should not occur</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-105162	New Feature	<p>[pwm] Fast APIs for PWM update</p> <p>CR description:</p> <p>There was an analysis regarding motor control application for S32K1 and S32M2 using RTDs. The effort started migrating the motor control software from SDK to RTD and then report the findings/limitations founded in the process.</p> <p>One important thing we noticed when migrating MCAL motor control application is that PWM update API and ADC read APIs takes much more time to execute comparing with the LLD API. Please check below the table with comparison.</p> <p>!PWM Update!*Execution time RTD Low Level!Ftm_Pwm_Ip_FastUpdatePwmDuty (includes 3 differential pair update and Sync update)!*~1.91 us **</p> <p>RTD MCAL*!Pwm_SetDutyCycle_NoUpdate(PwmChannel_0, (uint16)pwmDutyA) Pwm_SetDutyCycle_NoUpdate(PwmChannel_1, (uint16)pwmDutyB); Pwm_SetDutyCycle_NoUpdate(PwmChannel_2, (uint16)pwmDutyC); Pwm_SyncUpdate(INST_FTM3)!*~52.13 us Baremetal*!FTM3->CONTROLS[0].CnV FTM3->CONTROLS[2].CnV FTM3->CONTROLS[4].CnV FTM3->SYNC = FTM_SYNC_SWSYNC_MASK;!*~1.4375 us</p>







ID	Subtype	Headline and Description
		<p>[*ADC Update]*Execution time RTD Low Level* Phase A current Adc_Ip_GetConvData(INST_ADC0, 0) Phase B current Adc_Ip_GetConvData(INST_ADC1, 1) DC Bus Voltage Adc_Ip_GetConvData(INST_ADC1, 0))*~1.81 us ** RTD MCAL* Adc_ReadRawData(0, &ADC0CH0_array, 1, &PhaseA_Current); Adc_ReadRawData(1, &ADC1CH1_array, 1, &PhaseB_Current); Adc_ReadRawData(1, &ADC1CH0_array, 1, &DCBus_Voltage); *~14.08 us Baremetal* Phase A current ADC0->R[0] Phase B current ADC1->R[1] DC Bus Voltage ADC1->R[0]]*~1.225 us As you can see the execution time is quite higher when measuring the MCAL APIs.</p> <p>The proposal is to keep existing functions for users which prefer universal functions with higher level of abstraction and add new functions for users who need fast PWM update, and ADC read.</p> <p>Adding new functions for drivers was discussed in a meeting with Ioana-Andreea Pocea and Tomas Fedor on July 10th. Reason for this change:</p> <p>These new functions will help us to provide motor control software using AUTOSAR for customers interested in S32K1 and S32M24x. For S32M2 is particularly special as this device is about to be release next year and is targeted specifically for motor control applications. Benefit:</p> <p>Wider free space for user calculations/algorithms will put S32K1 and S32M24 into better position.</p> <p>Also these fast APIs will help us run motor control application using AUTOSAR. Use-case:</p> <p>Motor control area. HW/Application Engineer contact (as applies):</p> <p>Felipe Garcia felipe.garcia_1@nxp.com Note: relevant documents to be attached to the ticket.</p>
ARTD-105226	Bug	<p>[Integration] Wrong Build Version</p> <p>Detailed description (how to reproduce it): Step1: In S32DS choose File > New > S32DS Application project Step2: Fulfil project name and Choose Family from the Test Data column-> Next Step3: Select the required toolchain plugin from the toolchain tab x number of tools chains Step4: Type a project name(e.g NewProject). Step5: Select SDK version from Test Data column Step6: Select only core from Test Data column Step7: Click Finish Step8: Build project (Debug_FLASH) Step9: Click on Update code Step10: Build project (Debug_FLASH) Step11: Debug project, the program jumps to "main" function Step 12: On C/C perspective, right click to current project, select "Clean Project" Step 13: Repeat from Step 8 to Step 11 with Debug_RAM option Step 14: Check "SW version" and "Build version" in project header file</p> <p>Build version is found wrong at step 14 for Debug_RAM and Debug_FLASH option for all derivatives Debug_FLASH !image-2023-12-14-09-50-05-276.png! Debug_RAM !image-2023-12-14-09-50-22-142.png! Preconditions: S32K1XX_RT_4_7_RT_M_P02_2_0_0_DS_updatesite_2312</p> <p>Test Case ID (internal TC that caught the defect) optional: INT_DS_00007</p> <p>Observed behavior: Wrong Build Version</p> <p>Expected behavior: Correct build version</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-105357	New Feature	<p>[memacc] Remove Duplicated MemSectorBatch check</p> <p>NewWorkDescription: Memacc config forbids 2 sub-areas to use the same sector batch, issuing this error:</p> <p>"Duplicated MemSectorBatch between sub address areas"</p>

ID	Subtype	Headline and Description
		<p>I think this should be removed, it should be allowed to refer the same sector batch twice, for example if an application wants to use sectors 1, 2, 10, 11 of the same sector batch. Then it will need two sub-areas, 2 sectors each, pointing to the same batch but different sector offset</p> <p>Requirement source:</p> <p>Proposed solution optional:</p>
ARTD-105454	Bug	<p>[Spi][ASR 4.7][ASR 4.4] Meaning of parameter Length in Spi_SetupEB()</p> <p>Detailed description (how to reproduce it): In our implementation, Function Spi_SetupEB() has parameter Length looks like mean that the number of byte of SrcDataBuffer and DestDataBuffer.</p> <p>However, our customer said that it should be the number of element that defined under Framesize (SpiDataWidth) as per Autosar Spec: !image-2023-12-15-19-26-02-545.png!</p> <p>For example: Config Channel's SpiDataWidth = 16bit Spi_DataBufferType TxChBuf[2] = {0xaa, 0xbb}; Spi_DataBufferType RxChBuf[2]; Spi_SetupEB(Channel, TxChBuf, RxChBuf, 1) {color}>* {color:#172b4d}In their opinion, the Length in this case should be 1 (means 16bits as per SpiDataWidth).* But in our current implementation, this value in this case must be 2*{color}Seems that the Autosar spec is not clear in this case, so it make some confusions for us.</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: The customer needs to set the length in bytes for the SPI transfer in (*)Spi_SetupEB(*)() function.</p> <p>Parameter SpiEbMaxLength is also affected</p> <p>Expected behavior: The customer needs to set the length in data elements as per SPI 00180 requirement for the SPI transfer in Spi_SetupEB() function</p> <p>SWS_Spi_00180</p> <p>SWS_Spi_00376</p> <p>Also check following document for clarifications within autosar forum on this topic: [^AUTOSAR+JIRA+2023-12-20T10_06_30+0100.doc_]</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Treat the Length parameter as number of data elements which can be in uint8, uint16 and uint32 as defined by (*)SpiDataWidth(*). For SpiDataWidth uint 16 the length must be multiplied by 2 For SpiDataWidth uint32 the length must be multiplied by 4 So the same IP functions can be used.</p>
ARTD-106295	Bug	<p>RTD for S32M2XX (AE10 Driver)</p> <p>Issue 1: RTD Driver shall fix bug related to Frame Counter Fault processing SPI comm has GHS in which Frame Counter occupies bits from 14:8, which gives it range 0 127. Variable u32FrameCounter is never checked and never limited to max value of 127. On AE side, if counter goes above, it starts from 0 again, this needs to be implemented on RTD side</p> <p>Issue 2: This is for S32M27X platform, NMI flag is never cleared in WKPU (it should be done by RTD side)</p> <p>Issue 3: This is for S32M27X platform, NMI can be only edge sensitive. This causes problem as, we only read fault status once. In case another fault happens during handling of initial fault, this new fault is not handled. There has to be logic done at the end of fault processing, to read back Fault/Event status and if anything is pending to call again AEC_IRQEventFaultHandler();</p> <p>Issue 4: Current implementation uses Lpspi_Ip_Cancel function in MNI. This fixes problems with SPI, but creates new one. Previous interrupted communication is not aware of this problem, and LPSPi timeout occurs. But due to this, interrupt for handling of AE faults is postponed for this timeout interval (default is 50ms). Please fix it, so if Lpspi_Ip_Cancel is called, ongoing comm is notified and doesn't get stuck in that timeout loop.</p> <p>Issue 5: Reading of Faults and Events when injected through IRQ_SET register is not working properly. Faults/Event is recognized, but GHS is checked only for Event, and if not event is pending, fault is not handled. (function AEC_IRQEventFaultHandler)</p>







ID	Subtype	Headline and Description
ARTD-106823	Bug	<p>[SAF8X R41 2.0.0] MemAcc: Can't generate when enable multicore type 1</p> <p>Detailed description (how to reproduce it): Generate fail when enable multicore type 1</p> <p>Preconditions: enable multicore type 1</p> <p>Test Case ID (internal TC that caught the defect) optional: MemAcc_TS_090</p> <p>Observed behavior: !image-2023-12-26-14-29-58-876.png!thumbnail! [...]</p> <p>Expected behavior:</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-106969	Bug	<p>[Det] Det error get overwritten</p> <p>Detailed description (how to reproduce it) Det_ErrorId[DET_NO_ECU_CORES] may get overwritten by multiple error report.</p> <p>Preconditions</p> <p>Inject error by call Fee_Read with wrong parameter(BlockNumber, BlockOffset,...).</p> <p>Test Case ID (internal TC that caught the defect) optional: Fee_TC_FCT_1004</p> <p>Observed behavior: Det_ErrorId[DET_NO_ECU_CORES] may get overwritten by multiple error report and return only last error</p> <p>Expected behavior Det_TestLastReportError return the injected error.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Add support for internal ram log for det module. Structure of ram log should fulfill requirement of fan-out mechanism. (static linked list should be preferred) Det_LastReportError and other function for det_stub which mainly use for testing should be keep the same functionalities</p>
ARTD-106955	Bug	<p>[S32K1-S32M24x][pwm] Validation of partition reference should be OS version independent</p> <p>Detailed description (how to reproduce it):</p> <p>Some RTD drivers (Adc, Crc, Dio, Icu, Platform, Port, Pwm, Serdes) have the following check when [drv]MulticoreEnabled = 'true':</p> <pre><a:tst expr="count(text:grep(node:refs('ASPathDataOfSchema:/TS_T40D11M40I2R0/Os')/OsApplication/*/ OsAppEcucPartitionRef, .)) = 0" true="The ECUC partition must be defined in OS."/></pre> <p>RTD shall not validate references against a certain OS version. There can be any OS version, either in a Tresos compatible plugin format or not.</p> <p>Creating a dependency to a certain version will cause the following validation error:</p> <p>!https://jira.sw.nxp.com/secure/attachment/1295507/image-2023-11-27-16-04-31-321.png!</p> <p>Preconditions: [drv]MulticoreEnabled is set to 'true' and a correct configuration of the partition is done in OS.</p> <p>Test Case ID (internal TC that caught the defect) optional: none</p> <p>Observed behavior:</p> <p>The following drivers Adc, Crc, Dio, Icu, Platform, Port, Pwm, Serdes show validation error is Tresos even when a correct reference to a partition is configured.</p> <p>Expected behavior: No error should be caused if different OSes are used.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>Option 1) Change</p> <pre>node:refs('ASPathDataOfSchema:/TS_T40D11M40I2R0/Os')/OsApplication/*OsAppEcucPartitionRef</pre> <p>To something like:</p>

ID	Subtype	Headline and Description
		<p>as:modconf('Os')[1]/OsApplication/*/OsAppEcucPartitionRef as found in CAN.</p> <p>Option 2) Alternatively this check can be removed altogether since drivers should not be aware of Os partition configuration. The reason is simple: partition configuration is part of high level components like: EcuM, BSWM and RTE, all above driver level.</p>
ARTD-107325	Bug	<p>[ETH] Wrong range in MainFunction loop</p> <p>Detailed description (how to reproduce it): The range of the loop that goes through all controllers in the MainFunction is wrong</p> <p>Preconditions: More than 1 controller is configured, and there are different numbers of controllers configured in different variants</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: The loop may loop through unconfigured controllers</p> <p>Expected behavior: The loop should only go through configured controllers</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Change upper limit of the loop in MainFunction to use the number of configured controllers for that specific configuration</p> <p>!image-2024-01-03-09-35-59-902.png!</p>
ARTD-107359	Bug	<p>Error when verify the default project of Dio_Example_S32K148 in SW32K1_S32M24x_RTD_4.4_R21-11_2.0.0</p> <p>Customer met the issue when import and verify the default project of {color:#ff0000}Dio_Example_S32K148{color} in {color:#ff0000}SW32K1_S32M24x_RTD_4.4_R21-11_2.0.0{color} through {color:#ff0000}Tresos_rev.</p> <p>This could be duplicated on NXP's environment.</p> <p>I also test my site, the error is the same as the customer Please help to resolve the bug.</p> <p>!Error_Information.png!</p> <p>{_*}Note: in the "{_*}Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.){_*}</p> <p>Proposed solution optional: [...]{link title}http://example.com]</p>
ARTD-107788	Bug	<p>[crc] Driver makefile needs to be updated with the correct version of AUTOSAR SWS specification</p> <p>Detailed description (how to reproduce it): !image-2023-12-29-14-56-48-393.png!width=645,height=253!</p> <p>In <driver>.mak file, the information of AUTOSAR module SWS specification version are incorrect. E.g.: some drivers contains 4.3 references</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: Wrong information from: # When importing project to EBT !image-2023-12-29-14-59-58-330.png!width=470,height=393! # plugin.xml from plugins !image-2023-12-29-15-01-33-443.png!width=310,height=306!</p> <p>Expected behavior: The information needs to be updated.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Update the information from <driver>.mak based on the supported version of ASR</p> <p>for drivers that are delivering ASR R2x-11:</p> <p>ifeq \$(AR_RELEASE_REVISION),ASR_REL_4_7_REV_0000) SWS_SPEC_VERSION_MAJOR = 4 SWS_SPEC_VERSION_MINOR = 7 SWS_SPEC_VERSION_PATCH = 0 SWS_SPEC_VERSION_SUFFIX = Rev_0000</p>

ID	Subtype	Headline and Description
		<pre>endif only for drivers that are delivering ASR 4.4: ifeq (\$(AR_RELEASE_REVISION),ASR_REL_4_4_REV_0000) SWS_SPEC_VERSION_MAJOR = 4 SWS_SPEC_VERSION_MINOR = 4 SWS_SPEC_VERSION_PATCH = 0 SWS_SPEC_VERSION_SUFFIX = Rev_0000 endif</pre>
ARTD-107809	Bug	<p>[dio] Driver makefile needs to be updated with the correct version of AUTOSAR SWS specification</p> <p>Detailed description (how to reproduce it): !image-2023-12-29-14-56-48-393.png!width=645,height=253!</p> <p>In <driver>.mak file, the information of AUTOSAR module SWS specification version are incorrect. E.g.: some drivers contains 4.3 references</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: Wrong information from: # When importing project to EBT !image-2023-12-29-14-59-58-330.png!width=470,height=393! # plugin.xml from plugins !image-2023-12-29-15-01-33-443.png!width=310,height=306!</p> <p>Expected behavior: The information needs to be updated.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Update the information from <driver>.mak based on the supported version of ASR</p> <p>for drivers that are delivering ASR R2x-11:</p> <pre>ifeq (\$(AR_RELEASE_REVISION),ASR_REL_4_7_REV_0000) SWS_SPEC_VERSION_MAJOR = 4 SWS_SPEC_VERSION_MINOR = 7 SWS_SPEC_VERSION_PATCH = 0 SWS_SPEC_VERSION_SUFFIX = Rev_0000 endif only for drivers that are delivering ASR 4.4: ifeq (\$(AR_RELEASE_REVISION),ASR_REL_4_4_REV_0000) SWS_SPEC_VERSION_MAJOR = 4 SWS_SPEC_VERSION_MINOR = 4 SWS_SPEC_VERSION_PATCH = 0 SWS_SPEC_VERSION_SUFFIX = Rev_0000 endif</pre>
ARTD-107812	Bug	<p>[eth] Driver makefile needs to be updated with the correct version of AUTOSAR SWS specification</p> <p>Detailed description (how to reproduce it): !image-2023-12-29-14-56-48-393.png!width=645,height=253!</p> <p>In <driver>.mak file, the information of AUTOSAR module SWS specification version are incorrect. E.g.: some drivers contains 4.3 references</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: Wrong information from: # When importing project to EBT !image-2023-12-29-14-59-58-330.png!width=470,height=393! # plugin.xml from plugins !image-2023-12-29-15-01-33-443.png!width=310,height=306!</p> <p>Expected behavior: The information needs to be updated.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Update the information from <driver>.mak based on the supported version of ASR</p>

ID	Subtype	Headline and Description
		<p>for drivers that are delivering ASR R2x-11:</p> <pre> ifeq (\$(AR_RELEASE_REVISION),ASR_REL_4_7_REV_0000) SWS_SPEC_VERSION_MAJOR = 4 SWS_SPEC_VERSION_MINOR = 7 SWS_SPEC_VERSION_PATCH = 0 SWS_SPEC_VERSION_SUFFIX = Rev_0000 endif only for drivers that are delivering ASR 4.4: ifeq (\$(AR_RELEASE_REVISION),ASR_REL_4_4_REV_0000) SWS_SPEC_VERSION_MAJOR = 4 SWS_SPEC_VERSION_MINOR = 4 SWS_SPEC_VERSION_PATCH = 0 SWS_SPEC_VERSION_SUFFIX = Rev_0000 endif </pre>
ARTD-107815	Bug	<p>[fee] Driver makefile needs to be updated with the correct version of AUTOSAR SWS specification</p> <p>Detailed description (how to reproduce it): </p> <p>In <driver>.mak file, the information of AUTOSAR module SWS specification version are incorrect. E.g.: some drivers contains 4.3 references</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: Wrong information from: # When importing project to EBT  # plugin.xml from plugins </p> <p>Expected behavior: The information needs to be updated.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Update the information from <driver>.mak based on the supported version of ASR</p> <p>for drivers that are delivering ASR R2x-11:</p> <pre> ifeq (\$(AR_RELEASE_REVISION),ASR_REL_4_7_REV_0000) SWS_SPEC_VERSION_MAJOR = 4 SWS_SPEC_VERSION_MINOR = 7 SWS_SPEC_VERSION_PATCH = 0 SWS_SPEC_VERSION_SUFFIX = Rev_0000 endif only for drivers that are delivering ASR 4.4: ifeq (\$(AR_RELEASE_REVISION),ASR_REL_4_4_REV_0000) SWS_SPEC_VERSION_MAJOR = 4 SWS_SPEC_VERSION_MINOR = 4 SWS_SPEC_VERSION_PATCH = 0 SWS_SPEC_VERSION_SUFFIX = Rev_0000 endif </pre>
ARTD-107842	Bug	<p>[mcl] Driver makefile needs to be updated with the correct version of AUTOSAR SWS specification</p> <p>Detailed description (how to reproduce it): </p> <p>In <driver>.mak file, the information of AUTOSAR module SWS specification version are incorrect. E.g.: some drivers contains 4.3 references</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: Wrong information from: # When importing project to EBT  # plugin.xml from plugins </p>

ID	Subtype	Headline and Description
		<p>Expected behavior: The information needs to be updated.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Update the information from <driver>.mak based on the supported version of ASR</p> <p>for drivers that are delivering ASR R2x-11:</p> <pre> ifeq (\$(AR_RELEASE_REVISION),ASR_REL_4_7_REV_0000) SWS_SPEC_VERSION_MAJOR = 4 SWS_SPEC_VERSION_MINOR = 7 SWS_SPEC_VERSION_PATCH = 0 SWS_SPEC_VERSION_SUFFIX = Rev_0000 endif only for drivers that are delivering ASR 4.4: ifeq (\$(AR_RELEASE_REVISION),ASR_REL_4_4_REV_0000) SWS_SPEC_VERSION_MAJOR = 4 SWS_SPEC_VERSION_MINOR = 4 SWS_SPEC_VERSION_PATCH = 0 SWS_SPEC_VERSION_SUFFIX = Rev_0000 endif </pre>
ARTD-107857	Bug	<p>[port] Driver makefile needs to be updated with the correct version of AUTOSAR SWS specification</p> <p>Detailed description (how to reproduce it): !image-2023-12-29-14-56-48-393.png!width=645,height=253!</p> <p>In <driver>.mak file, the information of AUTOSAR module SWS specification version are incorrect. E.g.: some drivers contains 4.3 references</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: Wrong information from: # When importing project to EBT !image-2023-12-29-14-59-58-330.png!width=470,height=393! # plugin.xml from plugins !image-2023-12-29-15-01-33-443.png!width=310,height=306!</p> <p>Expected behavior: The information needs to be updated.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Update the information from <driver>.mak based on the supported version of ASR</p> <p>for drivers that are delivering ASR R2x-11:</p> <pre> ifeq (\$(AR_RELEASE_REVISION),ASR_REL_4_7_REV_0000) SWS_SPEC_VERSION_MAJOR = 4 SWS_SPEC_VERSION_MINOR = 7 SWS_SPEC_VERSION_PATCH = 0 SWS_SPEC_VERSION_SUFFIX = Rev_0000 endif only for drivers that are delivering ASR 4.4: ifeq (\$(AR_RELEASE_REVISION),ASR_REL_4_4_REV_0000) SWS_SPEC_VERSION_MAJOR = 4 SWS_SPEC_VERSION_MINOR = 4 SWS_SPEC_VERSION_PATCH = 0 SWS_SPEC_VERSION_SUFFIX = Rev_0000 endif </pre>
ARTD-107875	Bug	<p>[spi] Driver makefile needs to be updated with the correct version of AUTOSAR SWS specification</p> <p>Detailed description (how to reproduce it): !image-2023-12-29-14-56-48-393.png!width=645,height=253!</p> <p>In <driver>.mak file, the information of AUTOSAR module SWS specification version are incorrect. E.g.: some drivers contains 4.3 references</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p>

ID	Subtype	Headline and Description
		<p>Observed behavior: Wrong information from: # When importing project to EBT  # plugin.xml from plugins </p> <p>Expected behavior: The information needs to be updated.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Update the information from <driver>.mak based on the supported version of ASR</p> <p>for drivers that are delivering ASR R2x-11:</p> <pre> ifeq (\$(AR_RELEASE_REVISION),ASR_REL_4_7_REV_0000) SWS_SPEC_VERSION_MAJOR = 4 SWS_SPEC_VERSION_MINOR = 7 SWS_SPEC_VERSION_PATCH = 0 SWS_SPEC_VERSION_SUFFIX = Rev_0000 endif only for drivers that are delivering ASR 4.4: ifeq (\$(AR_RELEASE_REVISION),ASR_REL_4_4_REV_0000) SWS_SPEC_VERSION_MAJOR = 4 SWS_SPEC_VERSION_MINOR = 4 SWS_SPEC_VERSION_PATCH = 0 SWS_SPEC_VERSION_SUFFIX = Rev_0000 endif </pre>
ARTD-107878	Bug	<p>[uart] Driver makefile needs to be updated with the correct version of AUTOSAR SWS specification</p> <p>Detailed description (how to reproduce it): </p> <p>In <driver>.mak file, the information of AUTOSAR module SWS specification version are incorrect. E.g.: some drivers contains 4.3 references</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: Wrong information from: # When importing project to EBT  # plugin.xml from plugins </p> <p>Expected behavior: The information needs to be updated.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Update the information from <driver>.mak based on the supported version of ASR</p> <p>for drivers that are delivering ASR R2x-11:</p> <pre> ifeq (\$(AR_RELEASE_REVISION),ASR_REL_4_7_REV_0000) SWS_SPEC_VERSION_MAJOR = 4 SWS_SPEC_VERSION_MINOR = 7 SWS_SPEC_VERSION_PATCH = 0 SWS_SPEC_VERSION_SUFFIX = Rev_0000 endif only for drivers that are delivering ASR 4.4: ifeq (\$(AR_RELEASE_REVISION),ASR_REL_4_4_REV_0000) SWS_SPEC_VERSION_MAJOR = 4 SWS_SPEC_VERSION_MINOR = 4 SWS_SPEC_VERSION_PATCH = 0 SWS_SPEC_VERSION_SUFFIX = Rev_0000 endif </pre>
ARTD-107887	Bug	<p>[qd] Driver makefile needs to be updated with the correct version of AUTOSAR SWS specification</p> <p>Detailed description (how to reproduce it): </p>

ID	Subtype	Headline and Description
		<p>In <driver>.mak file, the information of AUTOSAR module SWS specification version are incorrect. E.g.: some drivers contains 4.3 references</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: Wrong information from: # When importing project to EBT !image-2023-12-29-14-59-58-330.png!width=470,height=393! # plugin.xml from plugins !image-2023-12-29-15-01-33-443.png!width=310,height=306!</p> <p>Expected behavior: The information needs to be updated.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Update the information from <driver>.mak based on the supported version of ASR</p> <p>for drivers that are delivering ASR R2x-11:</p> <pre>ifeq (\$(AR_RELEASE_REVISION),ASR_REL_4_7_REV_0000) SWS_SPEC_VERSION_MAJOR = 4 SWS_SPEC_VERSION_MINOR = 7 SWS_SPEC_VERSION_PATCH = 0 SWS_SPEC_VERSION_SUFFIX = Rev_0000 endif only for drivers that are delivering ASR 4.4:</pre> <pre>ifeq (\$(AR_RELEASE_REVISION),ASR_REL_4_4_REV_0000) SWS_SPEC_VERSION_MAJOR = 4 SWS_SPEC_VERSION_MINOR = 4 SWS_SPEC_VERSION_PATCH = 0 SWS_SPEC_VERSION_SUFFIX = Rev_0000 endif</pre>
ARTD-107896	Bug	<p>[ae] Driver makefile needs to be updated with the correct version of AUTOSAR SWS specification</p> <p>Detailed description (how to reproduce it): !image-2023-12-29-14-56-48-393.png!width=645,height=253!</p> <p>In <driver>.mak file, the information of AUTOSAR module SWS specification version are incorrect. E.g.: some drivers contains 4.3 references</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: Wrong information from: # When importing project to EBT !image-2023-12-29-14-59-58-330.png!width=470,height=393! # plugin.xml from plugins !image-2023-12-29-15-01-33-443.png!width=310,height=306!</p> <p>Expected behavior: The information needs to be updated.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Update the information from <driver>.mak based on the supported version of ASR</p> <p>for drivers that are delivering ASR R2x-11:</p> <pre>ifeq (\$(AR_RELEASE_REVISION),ASR_REL_4_7_REV_0000) SWS_SPEC_VERSION_MAJOR = 4 SWS_SPEC_VERSION_MINOR = 7 SWS_SPEC_VERSION_PATCH = 0 SWS_SPEC_VERSION_SUFFIX = Rev_0000 endif only for drivers that are delivering ASR 4.4:</pre> <pre>ifeq (\$(AR_RELEASE_REVISION),ASR_REL_4_4_REV_0000) SWS_SPEC_VERSION_MAJOR = 4 SWS_SPEC_VERSION_MINOR = 4 SWS_SPEC_VERSION_PATCH = 0 SWS_SPEC_VERSION_SUFFIX = Rev_0000</pre>

ID	Subtype	Headline and Description
		endif
ARTD-107899	Bug	<p>[CanTrcv] Driver makefile needs to be updated with the correct version of AUTOSAR SWS specification</p> <p>Detailed description (how to reproduce it): !image-2023-12-29-14-56-48-393.png!width=645,height=253!</p> <p>In <driver>.mak file, the information of AUTOSAR module SWS specification version are incorrect. E.g.: some drivers contains 4.3 references</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: Wrong information from: # When importing project to EBT !image-2023-12-29-14-59-58-330.png!width=470,height=393! # plugin.xml from plugins !image-2023-12-29-15-01-33-443.png!width=310,height=306!</p> <p>Expected behavior: The information needs to be updated.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Update the information from <driver>.mak based on the supported version of ASR</p> <p>for drivers that are delivering ASR R2x-11:</p> <pre>ifeq (\$(AR_RELEASE_REVISION),ASR_REL_4_7_REV_0000) SWS_SPEC_VERSION_MAJOR = 4 SWS_SPEC_VERSION_MINOR = 7 SWS_SPEC_VERSION_PATCH = 0 SWS_SPEC_VERSION_SUFFIX = Rev_0000 endif only for drivers that are delivering ASR 4.4:</pre> <pre>ifeq (\$(AR_RELEASE_REVISION),ASR_REL_4_4_REV_0000) SWS_SPEC_VERSION_MAJOR = 4 SWS_SPEC_VERSION_MINOR = 4 SWS_SPEC_VERSION_PATCH = 0 SWS_SPEC_VERSION_SUFFIX = Rev_0000 endif</pre>
ARTD-107923	Bug	<p>[LinTrcv] Driver makefile needs to be updated with the correct version of AUTOSAR SWS specification</p> <p>Detailed description (how to reproduce it): !image-2023-12-29-14-56-48-393.png!width=645,height=253!</p> <p>In <driver>.mak file, the information of AUTOSAR module SWS specification version are incorrect. E.g.: some drivers contains 4.3 references</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: Wrong information from: # When importing project to EBT !image-2023-12-29-14-59-58-330.png!width=470,height=393! # plugin.xml from plugins !image-2023-12-29-15-01-33-443.png!width=310,height=306!</p> <p>Expected behavior: The information needs to be updated.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Update the information from <driver>.mak based on the supported version of ASR</p> <p>for drivers that are delivering ASR R2x-11:</p> <pre>ifeq (\$(AR_RELEASE_REVISION),ASR_REL_4_7_REV_0000) SWS_SPEC_VERSION_MAJOR = 4 SWS_SPEC_VERSION_MINOR = 7 SWS_SPEC_VERSION_PATCH = 0 SWS_SPEC_VERSION_SUFFIX = Rev_0000</pre>

ID	Subtype	Headline and Description
		<pre>endif only for drivers that are delivering ASR 4.4: ifeq (\$(AR_RELEASE_REVISION),ASR_REL_4_4_REV_0000) SWS_SPEC_VERSION_MAJOR = 4 SWS_SPEC_VERSION_MINOR = 4 SWS_SPEC_VERSION_PATCH = 0 SWS_SPEC_VERSION_SUFFIX = Rev_0000 endif</pre>
ARTD-108527	Bug	<p>[Mem_ExFIs] Mem_JobResultType deviates from AUTOSAR</p> <p>Detailed description (how to reproduce it): the Mem-drivers of the mentioned MCAL. Mem_JobResultType is deviates from AUTOSAR. According to SWS_Mem_10019, there should be e.g. : MEM_43_EXFLS_INCONSISTENT MEM_43_EXFLS_ECC_UNCORRECTED MEM_43_EXFLS_ECC_CORRECTED.</p> <p>But it is defined in the MCAL: MEM_43_EXFLS*_JOB*_INCONSISTENT MEM_43_EXFLS*_JOB*_ECC_UNCORRECTED MEM_43_EXFLS*_JOB*_ECC_CORRECTED.</p> <p>Same is valid for INFLS and EEP</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: the Mem-drivers of the mentioned MCAL. Mem_JobResultType is deviates from AUTOSAR</p> <p>Expected behavior: the Mem-drivers of the mentioned MCAL. Mem_JobResultType follows from AUTOSAR</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-108778	Bug	<p>[pwm][S32K1XX] Driver makefile needs to be updated with the correct version of AUTOSAR SWS specification</p> <p>Detailed description (how to reproduce it): !image-2023-12-29-14-56-48-393.png!width=645,height=253!</p> <p>In <driver>.mak file, the information of AUTOSAR module SWS specification version are incorrect. E.g.: some drivers contains 4.3 references</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: Wrong information from: # When importing project to EBT !image-2023-12-29-14-59-58-330.png!width=470,height=393! # plugin.xml from plugins !image-2023-12-29-15-01-33-443.png!width=310,height=306!</p> <p>Expected behavior: The information needs to be updated.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Update the information from <driver>.mak based on the supported version of ASR</p> <p>for drivers that are delivering ASR R2x-11:</p> <pre>ifeq (\$(AR_RELEASE_REVISION),ASR_REL_4_7_REV_0000) SWS_SPEC_VERSION_MAJOR = 4 SWS_SPEC_VERSION_MINOR = 7 SWS_SPEC_VERSION_PATCH = 0 SWS_SPEC_VERSION_SUFFIX = Rev_0000 endif only for drivers that are delivering ASR 4.4: ifeq (\$(AR_RELEASE_REVISION),ASR_REL_4_4_REV_0000) SWS_SPEC_VERSION_MAJOR = 4 SWS_SPEC_VERSION_MINOR = 4</pre>

ID	Subtype	Headline and Description
		<pre> SWS_SPEC_VERSION_PATCH = 0 SWS_SPEC_VERSION_SUFFIX = Rev_0000 endif </pre>
ARTD-109056	New Feature	<p>[SPI][k1_M24x] For baudrate and delay time calculation, add a node to switch between the current automation mode and a new manual mode</p> <p>NewWorkDescription: For Spi baudrate and delay time calculation, add a node to switch between the current automation mode and a new manual mode. Automation mode: inputs are desired baudrate and delay times; outputs are register generated values as PRESCALE, SCKDIV, SCKPCS, PCSSCK, DBT. SCK baud rate = $(fP/PBR) \times [(1+DBR)/BR]$ currently calculated with smallest error compared to requested input. Manual mode: inputs are register values as PRESCALE, SCKDIV, SCKPCS, PCSSCK, DBT; outputs are the calculated baudrate and delay times for the inputs. Show automatic calculation for SCK baud rate = $(fP/PBR) \times [(1+DBR)/BR]$ in the user interfaces as the customer understands the output of the configuration Explain in User manual the switch between Automation mode and Manual mode for SCK calculation</p> <p>Requirement source: N/A (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: N/A</p>
ARTD-109084	Bug	<p>[Qdec] Inconsistent driver naming used across all CDD driver source/include files</p> <p>Detailed description (how to reproduce it):</p> <p>The naming convention for header files we implement for CDD drivers follows the following mention in AUTOSAR specification:</p> <p>!image-2023-12-04-14-07-57-719.png!</p> <p>Preconditions: Qdec.h need to change name to CDD_Qdec.h</p> <p>and the macros of this file should change to:</p> <pre> #ifndef CDD_QDEC_H #define CDD_QDEC_H </pre> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: as Preconditions</p> <p>Expected behavior: as Preconditions</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: as Preconditions</p>
ARTD-109108	Bug	<p>[LIN]: Lin driver not enable overrun interrupt in LPUART instance</p> <p>Detailed description (how to reproduce it): Lin driver doesn't enable overrun interrupt (CTRL[ORIE]) in LPUART instances</p> <p>Preconditions: Lin driver doesn't report overrun error, some bits misbehave when an overrun error occurs</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: Lin driver not enable overrun interrupt (CTRL[ORIE]) in LPUART instances</p> <p>Expected behavior: Enable overrun interrupt in LPUART instances</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-110318	Bug	<p>[I2c] Inconsistent driver naming used across all CDD driver source/include files</p> <p>Detailed description (how to reproduce it):</p> <p>The naming convention for header files we implement for CDD drivers follows the following mention in AUTOSAR specification:</p> <p>Link spec: [Complex Driver design and integration guideline (autosar.org)]https://www.autosar.org/fileadmin/standards/R22-11/CP/AUTOSAR_EXP_CDDDesignAndIntegrationGuideline.pdf</p> <p>!image-2023-12-04-14-07-57-719.png!</p>

ID	Subtype	Headline and Description
		<p>Preconditions: The header file needs to be updated with the correct name according to the spec mentioned.</p> <p>!image-2024-01-26-16-12-54-134.png!</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: as Preconditions</p> <p>Expected behavior: as Preconditions</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: as Preconditions</p>
ARTD-110425	Bug	<p>[SAF8X R41 2.0.0] Fee: Compare code gen tests failed</p> <p>Detailed description (how to reproduce it):</p> <p>There is differences between code generated by EB and S32DS</p> <p>Driver tag: PVT_FEE_SAF85_SAF86_S32R41_RTM2.0.0_V07</p> <p>Test tag: PVT_TEST_FEE_SAF85_SAF86_S32R41_2.0.0_023</p> <p>Test suite id: Fee_TS_101</p> <p>Derivative: SAF8544</p> <p>Lines swap:</p> <p>!image-2024-01-31-17-52-41-268.png!width=1161,height=57!</p> <p>Preconditions:</p> <p>There is differences between code generated by EB and S32DS</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>Observed behavior:</p> <p>Expected behavior: Code generated from S32DS and EB tresos must be the same</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p>
ARTD-110643	Bug	<p>[I2s]Polling transfer type not working on Flexio</p> <p>Detailed description (how to reproduce it): I2S Flexio2Flexio communication with polling</p> <p>Preconditions: Flexio master send data to flexio slave</p> <p>Test Case ID (internal TC that caught the defect) optional: TS0102</p> <p>Observed behavior: DevAssert on channel validation</p> <p>Expected behavior: No DevAssert</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>Replace</p> <p>(uint8)Master->FlexioCommon.ResourceIndex/2U</p> <p>with</p> <p>[(uint8)Master->FlexioCommon.ResourceCount/2U</p>
ARTD-111176	Bug	<p>[SPI]Updated solution - Driver can be buildable when SpiDMAFastTransfer is not enabled but the SpiMaxFastTransfer is not empty</p> <p>Detailed description (how to reproduce it):</p>

ID	Subtype	Headline and Description
		<p>[S32K1 S32N S32XX S32ZSE SAF SJA] Driver should be buildable when SpiDMAFastTransfer is not enable but the SpiMaxFastTransfer have the value.</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: !image-2024-02-05-11-46-45-615.png!</p> <p>Expected behavior: NA</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-111317	Bug	<p>Power_Ip LVDF</p> <p>Detailed description (how to reproduce it): [Power_Ip_PMC_VoltageErrorIsr() in Power_Ip_PMC.c clears LVDF and LVWI incorrectly For example: POWER_IP_PMC->LVDS1 = (VoltageDetectStatus & POWER_IP_PMC_LVDF_MASK); The Flag should be cleared with a write to VDSC1_LVDACK.]</p> <p>Preconditions: [none]</p> <p>Test Case ID (internal TC that caught the defect) optional: [594659]</p> <p>Observed behavior: [The flag does not get cleared even though the VDD voltage is above the threshold again.]</p> <p>Expected behavior: []</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-111320	Bug	<p>Power_Ip_PMC_GetInterruptStatus, same status code for LVD and LVWI</p> <p>Detailed description (how to reproduce it): [uint8 Power_Ip_PMC_GetInterruptStatus(void) { uint8 VoltageStatus = 0U; #if(STD_ON == POWER_IP_PMC_LVDS1_SUPPORT) / Read Low Voltage Detect Flag / VoltageStatus = ((POWER_IP_PMC->LVDS1) & POWER_IP_PMC_LVDF_MASK); #endif / Read Low Voltage Warning Flag / VoltageStatus = ((POWER_IP_PMC->LVDS2) & POWER_IP_PMC_LVWF_MASK); return VoltageStatus; }]</p> <p>The above function return the same status code.</p> <p>Preconditions: [none]</p> <p>Test Case ID (internal TC that caught the defect) optional: [none]</p> <p>Observed behavior: [We can't distinguish between LVD and LVWI]</p> <p>Expected behavior: [callback should return either LVD or LVWI]</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p>

ID	Subtype	Headline and Description
		Proposed solution optional: [there should be an ENUM with different low voltage errors]
ARTD-111453	Bug	<p>[Base] Incorrect SuspendInterrupts abstraction over FreeRTOS</p> <p>Detailed description (how to reproduce it): Create a S32DS project that also integrates FreeRTOS.</p> <p>Add a periodic interrupt in the GPT.</p> <p>Preconditions: None</p> <p>Test Case ID (internal TC that caught the defect) optional: None</p> <p>Observed behavior: Upon suspending all interrupts within a GPT ISR, with Oslf_SuspendAllInterrupts, from Oslf_Internal.h, when using FreeRTOS, will call taskEXIT_CRITICAL(), which will result in an assertion failure, since the function is not meant to be called from an ISR context.</p> <p>Expected behavior: Successfully suspend interrupts</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: The Oslf should rather call taskEXIT_CRITICAL_FROM_ISR(), when in an interrupt context</p> <p>Some more information from FreeRTOS forum: https://forums.freertos.org/t/why-vportentercritical-is-not-safe-called-from-an-interrupt-context/12912/4</p>
ARTD-111789	Bug	<p>[AE]: DET error should be raised if initialized failed</p> <p>Detailed description (how to reproduce it): According to the current implementation of Ae_init(), there is no DET error if the initialization is failed:</p> <p>!image-2024-02-16-15-24-03-615.png!</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: No DET error if initialization failed</p> <p>Expected behavior: a DET error raised if initialization failed</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-112210	Bug	<p>[ADC] AdcPdbCounterPeriod value not used in HLD</p> <p>Detailed description (how to reproduce it): Value set to the AdcPdbCounterPeriod node is not used by ADC HLD at runtime.</p> <p>Preconditions: Use ADC HLD component, configure AdcPdbCounterPeriod node with a value, enable and set channel delays in the group configuration and then start a conversion at runtime with said group.</p> <p>Test Case ID (internal TC that caught the defect) optional: Adc_TS_062</p> <p>Observed behavior: PDB counter modulus will be set at runtime to a calculated value based on channel delays rather than the value set at configuration time.</p> <p>Expected behavior: Use the configured value or not have the option to set this value.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Investigate if there are use cases that require this node or remove it if it is considered redundant.</p>
ARTD-112248	Bug	<p>[Mcl] No_init variable was put in the VAR_INIT region</p> <p>Detailed description (how to reproduce it): Mcl_au8EmiosLogicToHwInstance[eMIOS_INSTANCE_COUNT] and Mcl_au8FlexioLogicToHwInstance[FLEXIO_INSTANCE_COUNT] are no_init variable but they are put in the VAR_INIT region MCL_START_SEC_VAR_INIT_UNSPECIFIED_NO_CACHEABLE.</p>

ID	Subtype	Headline and Description
		<p>They should be put in No_init region MCL_START_SEC_VAR_CLEARED_UNSPECIFIED_NO_CACHEABLE</p> <p>!image-2024-02-20-10-46-09-793.png!</p> <p>Preconditions: No_init variable was put in the VAR_INIT region</p> <p>MCL_START_SEC_VAR_INIT_UNSPECIFIED_NO_CACHEABLE.</p> <p>Observed behavior: Variables are in the Incorrect region.</p> <p>Expected behavior: Variables are in the correct region.</p> <p>Follow Coding_NXPDrivers_CompilerAbstraction_MemMap:</p> <p>[https://nxp1.sharepoint.com/p/s/Zebra/ETwcdn9fq2IPiKiRHfyz2IBQ65w7dVyMNPllFIWboF7A?e=JpRwPbBasic]</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Put them in No_init region MCL_START_SEC_VAR_CLEARED_UNSPECIFIED_NO_CACHEABLE</p>
ARTD-112522	Bug	<p>[lin] [S32K3_S32M27x] Problem configuring the Lin Frame Timeout</p> <p>Detailed description (how to reproduce it): The response timeout value is wrong, no need to divide by 10 !image-2024-02-22-17-57-08-317.png!</p> <p>Preconditions:</p> <p>The response timeout value is wrong, no need to divide by 10</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>NA</p> <p>Observed behavior: The expression to calculate response time contain "({})div 10({})"</p> <p>Expected behavior: The expression to calculate response time shouldn't contain "({})div 10({})"</p> <p>Note: * in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-112669	Bug	<p>[ALL_GENERAL] modules.h file <module> always STD_OFF</p> <p>Detailed description (how to reproduce it): GPT module is enabled in EB tresos configuration tool(ver 29.0), but macro USE_GPT_MODULE in module.h file is always STD_OFF.*</p> <p>!image-2024-02-23-17-48-13-906.png! The issues is happen in another modules, like SPI, DIO, PORT.*</p> <p>!image-2024-02-23-18-02-33-413.png!</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: The defined macros for the modules are consistently set to STD_OFF.</p> <p>Expected behavior: The module's define macro is set to STD_ON during usage.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-113366	Bug	<p>[SPI] SpiCsSelection disabled leads to PCS0 being used as fixed value</p> <p>Detailed description (how to reproduce it): SpiCsSelection needs to be enabled to switch Peripheral chip select. If it is not enabled, PCS0 will be used as fix value</p> <p>For Slave devices this can be confusing as no warning is issued.</p> <p>Preconditions: SpiCsSelection disabled</p>

ID	Subtype	Headline and Description
		<p>SPICsIdentifier is not PCS0</p> <p>!image-2024-02-28-09-42-09-853.png!</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: CS is generated with PCS0 value</p> <p>Expected behavior: CS shall be generated with value chosen by user</p> <p>OR</p> <p>Issue warning that SpiCsSelection needs to be enabled</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p> <p>Also, GPIO is used, see if CsIdentifier can be greyed out</p> <p>!image-2024-03-01-13-36-48-049.png!</p>
ARTD-113584	Bug	<p>PMC AE causes an error during compilation if selected(ticked) in POWER LLD gui</p> <p>Detailed description (how to reproduce it): While selecting PMC AE in POWER LLD GUI, it generates the configuration structure(constants) correctly which is right but during compilation process an error is generated</p> <p>!PMC_AE_POWERLLD.png!</p> <p>Preconditions: no special preconditions just PMC_AE api needs to be selected in POWER LLD GUI</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: As described above</p> <p>Expected behavior: It is needed to be able to select PMC_AE api in POWER LLD GUI and to get error-free compilation.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: A working workaround is NOT to select(tick) PMC_AE api in POWER LLD GUI. It generates the configuration structure for PMC_AE anyway and the compiler doesn't give an error. It seems it would be enough not to include Ae.h if LLD drivers(non Autosar) are used in the application</p>
ARTD-113745	New Feature	<p>[MCU]update sequence with function disable SpiI,FIRC,SOSC</p> <p>NewWorkDescription: when disable the Pll,SOSC,... Driver missing check status of register .it maybe raise unknown behavior. !image-2023-12-21-10-36-23-120.png!thumbnail! use case: https://community.nxp.com/t5/S32K/s32k-disabling-the-PLL/td-p/1189285</p> <p>Requirement source: NA (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: add check the status after disable the feature</p>
ARTD-114173	Bug	<p>[SPI]Fix Misra findings Rule 8.4 on IP Driver code level</p> <p>Detailed description (how to reproduce it): MISRA justifications not used according to agreed deviation on k3 (mainly) and on others platforms.</p> <p>!image-2024-03-06-16-21-34-609.png!</p> <p>Preconditions: Runtime configuration is applicable for post build file where the MISRA deviation can be justified.</p> <p>For other cases they shall be justified.</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: MISRA deviation for rule 8.4 applied where should be fixed</p>

ID	Subtype	Headline and Description
		<p>Expected behavior: MISRA deviations fixed for rule 8.4 in IP files</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-114772	Bug	<p>[Mem_InFls] Mem_JobResultType deviates from AUTOSAR</p> <p>Detailed description (how to reproduce it): the Mem-drivers of the mentioned MCAL. Mem_JobResultType is deviates from AUTOSAR. According to SWS_Mem_10019, there should be e.g. : MEM_43_EXFLS_INCONSISTENT MEM_43_EXFLS_ECC_UNCORRECTED MEM_43_EXFLS_ECC_CORRECTED.</p> <p>But it is defined in the MCAL: MEM_43_EXFLS*_JOB*_INCONSISTENT MEM_43_EXFLS*_JOB*_ECC_UNCORRECTED MEM_43_EXFLS*_JOB*_ECC_CORRECTED.</p> <p>Same is valid for INFLS and EEP</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: the Mem-drivers of the mentioned MCAL. Mem_JobResultType is deviates from AUTOSAR</p> <p>Expected behavior: the Mem-drivers of the mentioned MCAL. Mem_JobResultType follows from AUTOSAR</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-115965	New Feature	<p>[ADC] Support DMA error notification</p> <p>NewWorkDescription: Currently, DMA error notification has not been supported</p> <p>Requirement source: NA (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Support DMA error notification for ADC</p>
ARTD-116694	Bug	<p>[MCU] Driver is not implementing SWS_Mcu_00133 completely</p> <p>Detailed description (how to reproduce it): If McuDevErrorDetect is disabled and Mcu_GetResetReason is called before Mcu_Init Mcu_GetResetReason will not equal MCU_RESET_UNDEFINED !image-2024-03-21-17-52-17-995.png! It does not obey SWS_Mcu_00133 !image-2024-03-21-17-53-25-590.png!</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: Mcu_TC_FCT_0089</p> <p>Observed behavior: Driver is not implementing SWS_Mcu_00133 completely</p> <p>Expected behavior: Implement SWS_Mcu_00133 completely and all other requirements related to UNDEFINED results</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Move line #if (MCU_VALIDATE_GLOBAL_CALL == STD_ON) from Mcu_GetResetReason into Mcu_HLDChecksEntry and Mcu_HLDChecksExit !image-2024-03-21-18-03-59-155.png! !image-2024-03-21-18-04-12-829.png!</p>
ARTD-117777	Bug	<p>[gpt] SRTc does not compile.</p>

ID	Subtype	Headline and Description
		<p>Detailed description (how to reproduce it): When using or integrating SRtc to project there is a problem with generation of SRtc_Ip_Types file.</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: Program does not compile.</p> <p>Expected behavior: Build the program.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-117866	New Feature	<p>[RM] Add option for global RM Init function or separate per each IP at HLD level</p> <p>Original request: Can we consider splitting the RM module to implement different modules separately ?</p> <p>At present, the RM module includes many peripherals, such as XRDC, SEMA42, XBIC, DMA MUX, MSCM, etc. At present, we have encountered some problems when integrating functional safety software, as XRDC is not configured in the boot header yet and it often needs to be initialized earlier. But other modules such as XBIC may need to be initialized later. However, currently these modules are placed within the same RM module, making it difficult to achieve the above requirement by calling the RM-Init function: initializing different modules at different stages.</p> <p>NewWorkDescription: In order to allow for greater flexibility and to cover use case when integrator needs to have a customer order of init, an option in configuration must allow a global init or an init per IP level.</p> <p>Requirement source: FAE, CPRT (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Create node "Global RM driver Init" with default value True to allow for same functionality in future releases</p> <p>When option is disabled, in CDD_Rm the init functions must be per IP: RM_XRDC_Init(), RM_SEMA4_Init(), RM_DMAMUX_Init() etc.</p> <p>For similar use case, see Fss_Rem_Pm_IrmInit and Fss_Rem_Pm_InitEscm in [Source of CDD_Fss_Rem_Pm.c fss_rem_pm NXP Bitbucket]https://bitbucket.sw.nxp.com/projects/ARTD/repos/fss_rem_pm/browse/generic/src/CDD_Fss_Rem_Pm.c</p>
ARTD-123147	New Feature	<p>[NVM] Add support for S32K1_M24x</p> <p>Add Nvm support for S32K1_M24x platform.</p>
ARTD-123396	Bug	<p>[S32K1XX_S32M24x_2.0.0_P04][WDG] Wrong valid range for HIGHCOMPARE register value in EWM ip</p> <p>{_}*Detailed description (how to reproduce it):*_{*}{(*)}</p> <p>The max value of Compare High Register is 0xFE, but on EB it's 255</p> <p>!image-2024-04-04-16-35-08-951.png width=536,height=145!</p> <p>!image-2024-04-04-16-32-14-762.png width=440,height=227!</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: NA</p> <p>Expected behavior: maximum of Compare High Register Value is 254</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-123437	Bug	<p>[Mem_InFIs] Update Service ID value [hex].</p> <p>Detailed description (how to reproduce it):</p>

ID	Subtype	Headline and Description
		<p>Update Service ID.</p> <p>Bellow is example from the Mem_InFls driver.</p> <p>!image-2024-03-26-08-45-18-122.png!</p> <p>Preconditions:</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>Observed behavior:</p> <p>Expected behavior:</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p>
ARTD-123664	Bug	<p>[Base] BaseNXP module should contain BaseNXP.h file</p> <p>Detailed description (how to reproduce it): N/A</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: BaseNXP module does not contain BaseNXP.h header file</p> <p>As per the Autosar document for General Specification of Basic Software Module, Bsw module is required to have an implementation header containing Module Implementation Prefix directly mentioning module name.</p> <p>For BaseNXP module this is vioalcted by not providing BaseNXP.h and respective header is provided with the name Oslf.h</p> <p>!image-2024-04-08-14-06-09-092.png width=542,height=455!</p> <p>Expected behavior: BaseNXP.h shall be available</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-123706	New Feature	<p>[wdg] [S32K1_S32M24x] Implement requirement AEWDOG_IP_003_001</p> <p>NewWorkDescription: Implement requirement AEWDOG_IP_003_001</p> <p>Requirement source: AEWDOG_IP_003_001 (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: NA</p>
ARTD-123766	Bug	<p>[LIN] Incorrect copyright</p> <p>Detailed description (how to reproduce it): Wrong copyright</p> <p>!image-2024-04-09-15-52-46-479.png!</p> <p>Preconditions: Build plugin on bamboo</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: Wrong copyright</p> <p>Expected behavior: Update copyright</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p>



ID	Subtype	Headline and Description
		Proposed solution optional: [...]
ARTD-124084	Bug	<p>[I2S] Flexio DMA I2s can't trigger next transfer using callback function.</p> <p>Detailed description (how to reproduce it): The Flexio want to trigger next transmission using callback function. But after the end of the first transmission, we can receive anything</p> <p>Preconditions: Using Flexio DMA Using callback function</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: Flexio I2s can't trigger next transfer using callback function.</p> <p>Expected behavior: Flexio I2s trigger next transfer using callback function and transfer exatly.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-124134	New Feature	<p>[BASE][IMPLEMENTATION] R21-11 Multicore Concept changes - multipartition vs multicore</p> <p>CR description:</p> <p>Add support for multi-partition support according to [AUTOSAR_EXP_BSWDistributionGuide.pdf R21-11][https://nxp1.sharepoint.com/:b:/r/sites/Zebra/Shared%20Documents/Documents/Standards/AutosarR21-11/BSWGeneral/AUTOSAR_EXP_BSWDistributionGuide.pdf?csf=1&web=1&e=OriE69]</p> <p>Implementation requested for BASE:</p> <p>Implement the api <code>{_}OsIf_GetUserID({_})</code>, which shall return, based on the configuration used, the following IDs:</p> <ol style="list-style-type: none"> 1. The "ECUC partition ID" mapped to the OS app. Implementation will be available only for AUTOSAR OS. 2. The "Core ID" (backwards compatibility maintained for other OSES and type I drivers ex: MCU) 3. Drop down selection in base and usage of a callback mechanism that assure returning a custom ID (defined by the user in his implementation) default of selection shall maintain backwards compatibility selecting <code>OsIf_GetCoreID()</code> as default. <p>Note: # Single core constraints which don't allow multiple partitions on one core must be removed from Base.</p> <p>reference implementation(s) : ARTD-97002</p>
ARTD-124297	New Feature	<p>[adc] [IMPLEMENTATION] R21-11 Multicore Concept changes - multipartition vs multicore</p> <p>CR description:</p> <p>Add support for multi-partition support according to [AUTOSAR_EXP_BSWDistributionGuide.pdf R21-11][https://nxp1.sharepoint.com/:b:/r/sites/Zebra/Shared%20Documents/Documents/Standards/AutosarR21-11/BSWGeneral/AUTOSAR_EXP_BSWDistributionGuide.pdf?csf=1&web=1&e=OriE69]</p> <p>Implementation requested on driver :</p> <p># Drivers must have the configuration structures implemented based on the number of partitions and not the number of cores. # Drivers must replace the existing call of <code>OsIf_GetCoreID</code> to <code>OsIfGetUserID</code>. # Drivers must have in the configuration structures the referenced Ecuc Partition. # Drivers must replace existing <code>core_id</code> check to <code>partition_id</code> check. # Example(s) must be updated and this shall be seen as an input for future definition on Platform Base Bundle configuration. # Single core constraints which don't allow enabling the multicore (multipartition) on one core must be removed from driver. # Update label and description of "<code>{_}Multicore Support Enable</code>" node to "<code>{_}MultiPartition Support Enable</code>"</p> <p>reference implementation(s) : ARTD-97002</p>
ARTD-124359	New Feature	<p>[dio] [IMPLEMENTATION] R21-11 Multicore Concept changes - multipartition vs multicore</p> <p>CR description:</p> <p>Add support for multi-partition support according to [AUTOSAR_EXP_BSWDistributionGuide.pdf R21-11][https://nxp1.sharepoint.com/:b:/r/sites/Zebra/Shared%20Documents/Documents/Standards/AutosarR21-11/BSWGeneral/AUTOSAR_EXP_BSWDistributionGuide.pdf?csf=1&web=1&e=OriE69]</p> <p>Implementation requested on driver :</p> <p># Drivers must have the configuration structures implemented based on the number of partitions and not the number of cores. # Drivers must replace the existing call of <code>OsIf_GetCoreID</code> to <code>OsIfGetUserID</code>. # Drivers must have in the configuration structures the referenced Ecuc Partition. # Drivers must replace existing <code>core_id</code> check to <code>partition_id</code> check. # Example(s) must be updated and this shall be seen as an input for future definition on Platform Base Bundle configuration. # Single core constraints which don't allow enabling the multicore (multipartition) on one core must be removed from driver. # Update label and description of "<code>{_}Multicore Support Enable</code>" node to "<code>{_}MultiPartition Support Enable</code>"</p> <p>reference implementation(s) : ARTD-97002</p>
ARTD-124395	New Feature	<p>[i2c] [IMPLEMENTATION] R21-11 Multicore Concept changes - multipartition vs multicore</p> <p>CR description:</p>






ID	Subtype	Headline and Description
		<p>Add support for multi-partition support according to [AUTOSAR_EXP_BSWDistributionGuide.pdf R21-11](https://nxp1.sharepoint.com/:b:/r/sites/Zebra/Shared%20Documents/Documents/Standards/AutosarR21-11/BSWGeneral/AUTOSAR_EXP_BSWDistributionGuide.pdf?csf=1&web=1&e=OrIE69)</p> <p>Implementation requested on driver :</p> <ul style="list-style-type: none"> # Drivers must have the configuration structures implemented based on the number of partitions and not the number of cores. # Drivers must replace the existing call of <code>OsIf_GetCoreID</code> to <code>OsIfGetUserID</code>. # Drivers must have in the configuration structures the referenced Ecuc Partition. # Drivers must replace existing <code>core_id</code> check to <code>partition_id</code> check. # Example(s) must be updated and this shall be seen as an input for future definition on Platform Base Bundle configuration. # Single core constraints which don't allow enabling the multicore (multipartition) on one core must be removed from driver. # Update label and description of "{_}Multicore Support Enable" node to "{_}MultiPartition Support Enable" <p>reference implementation(s) : ARTD-97002</p>
ARTD-124398	New Feature	<p>[i2s] [IMPLEMENTATION] R21-11 Multicore Concept changes - multipartition vs multicore</p> <p>CR description:</p> <p>Add support for multi-partition support according to [AUTOSAR_EXP_BSWDistributionGuide.pdf R21-11](https://nxp1.sharepoint.com/:b:/r/sites/Zebra/Shared%20Documents/Documents/Standards/AutosarR21-11/BSWGeneral/AUTOSAR_EXP_BSWDistributionGuide.pdf?csf=1&web=1&e=OrIE69)</p> <p>Implementation requested on driver :</p> <ul style="list-style-type: none"> # Drivers must have the configuration structures implemented based on the number of partitions and not the number of cores. # Drivers must replace the existing call of <code>OsIf_GetCoreID</code> to <code>OsIfGetUserID</code>. # Drivers must have in the configuration structures the referenced Ecuc Partition. # Drivers must replace existing <code>core_id</code> check to <code>partition_id</code> check. # Example(s) must be updated and this shall be seen as an input for future definition on Platform Base Bundle configuration. # Single core constraints which don't allow enabling the multicore (multipartition) on one core must be removed from driver. # Update label and description of "{_}Multicore Support Enable" node to "{_}MultiPartition Support Enable" <p>reference implementation(s) : ARTD-97002</p>
ARTD-124425	New Feature	<p>[mem_infls] [IMPLEMENTATION] R21-11 Multicore Concept changes - multipartition vs multicore</p> <p>CR description:</p> <p>Add support for multi-partition support according to [AUTOSAR_EXP_BSWDistributionGuide.pdf R21-11](https://nxp1.sharepoint.com/:b:/r/sites/Zebra/Shared%20Documents/Documents/Standards/AutosarR21-11/BSWGeneral/AUTOSAR_EXP_BSWDistributionGuide.pdf?csf=1&web=1&e=OrIE69)</p> <p>Implementation requested on driver :</p> <ul style="list-style-type: none"> # Drivers must have the configuration structures implemented based on the number of partitions and not the number of cores. # Drivers must replace the existing call of <code>OsIf_GetCoreID</code> to <code>OsIfGetUserID</code>. # Drivers must have in the configuration structures the referenced Ecuc Partition. # Drivers must replace existing <code>core_id</code> check to <code>partition_id</code> check. # Example(s) must be updated and this shall be seen as an input for future definition on Platform Base Bundle configuration. # Single core constraints which don't allow enabling the multicore (multipartition) on one core must be removed from driver. # Update label and description of "{_}Multicore Support Enable" node to "{_}MultiPartition Support Enable" <p>reference implementation(s) : ARTD-97002</p>
ARTD-124458	New Feature	<p>[port] [IMPLEMENTATION] R21-11 Multicore Concept changes - multipartition vs multicore</p> <p>CR description:</p> <p>Add support for multi-partition support according to [AUTOSAR_EXP_BSWDistributionGuide.pdf R21-11](https://nxp1.sharepoint.com/:b:/r/sites/Zebra/Shared%20Documents/Documents/Standards/AutosarR21-11/BSWGeneral/AUTOSAR_EXP_BSWDistributionGuide.pdf?csf=1&web=1&e=OrIE69)</p> <p>Implementation requested on driver :</p> <ul style="list-style-type: none"> # Drivers must have the configuration structures implemented based on the number of partitions and not the number of cores. # Drivers must replace the existing call of <code>OsIf_GetCoreID</code> to <code>OsIfGetUserID</code>. # Drivers must have in the configuration structures the referenced Ecuc Partition. # Drivers must replace existing <code>core_id</code> check to <code>partition_id</code> check. # Example(s) must be updated and this shall be seen as an input for future definition on Platform Base Bundle configuration. # Single core constraints which don't allow enabling the multicore (multipartition) on one core must be removed from driver. # Update label and description of "{_}Multicore Support Enable" node to "{_}MultiPartition Support Enable" <p>reference implementation(s) : ARTD-97002</p>
ARTD-124485	New Feature	<p>[spi] [IMPLEMENTATION] R21-11 Multicore Concept changes - multipartition vs multicore</p> <p>CR description:</p> <p>Add support for multi-partition support according to [AUTOSAR_EXP_BSWDistributionGuide.pdf R21-11](https://nxp1.sharepoint.com/:b:/r/sites/Zebra/Shared%20Documents/Documents/Standards/AutosarR21-11/BSWGeneral/AUTOSAR_EXP_BSWDistributionGuide.pdf?csf=1&web=1&e=OrIE69)</p> <p>Implementation requested on driver :</p> <ul style="list-style-type: none"> # Drivers must have the configuration structures implemented based on the number of partitions and not the number of cores. # Drivers must replace the existing call of <code>OsIf_GetCoreID</code> to <code>OsIfGetUserID</code>. # Drivers must have in the configuration structures the referenced Ecuc Partition. # Drivers must replace existing <code>core_id</code> check to <code>partition_id</code> check. # Example(s) must be updated and this shall be seen as an input for future definition on Platform Base Bundle configuration. # Single core constraints which don't allow enabling the multicore (multipartition) on one core must be removed from driver. # Update label and description of "{_}Multicore Support Enable" node to "{_}MultiPartition Support Enable"

ID	Subtype	Headline and Description
		reference implementation(s) : ARTD-97002
ARTD-124494	New Feature	<p>[wdg] [IMPLEMENTATION] R21-11 Multicore Concept changes - multipartition vs multicore</p> <p>CR description:</p> <p>Add support for multi-partition support according to [AUTOSAR_EXP_BSWDistributionGuide.pdf R21-11][https://nxp1.sharepoint.com/:b:/r/sites/Zebra/Shared%20Documents/Documents/Standards/AutosarR21-11/BSWGeneral/AUTOSAR_EXP_BSWDistributionGuide.pdf?csf=1&web=1&e=OrIE69]</p> <p>Implementation requested on driver :</p> <p># Drivers must have the configuration structures implemented based on the number of partitions and not the number of cores.</p> <p># Drivers must replace the existing call of OsIf_GetCoreID to OsIfGetUserID.</p> <p># Drivers must have in the configuration structures the referenced Ecuc Partition.</p> <p># Drivers must replace existing core_id check to partition_id check.</p> <p># Example(s) must be updated and this shall be seen as an input for future definition on Platform Base Bundle configuration.</p> <p># Single core constraints which don't allow enabling the multicore (multipartition) on one core must be removed from driver.</p> <p># Update label and description of "{_}Multicore Support Enable" node to "{_}MultiPartition Support Enable"</p> <p>reference implementation(s) : ARTD-97002</p>
ARTD-124882	New Feature	<p>[PORT] Missing implement requirement SWS_Port_00043, SWS_Port_00055, SWS_Port_00082</p> <p>NewWorkDescription:</p> <p>Validation change from review to test case. To check and ensure the implementation for these requirements:</p> <p>SWS_Port_00043 : The function Port_Init shall avoid glitches and spikes on the affected port pins. Hint: make sure the OBE/IBE as the last steps.</p> <p>SWS_Port_00055 : The function Port_Init shall set the port pin output latch to a default level (defined during configuration) before setting the port pin direction to output.</p> <p>SWS_Port_00082 : The PORT Driver module shall not provide the facility to configure pin level inversion. The default value shall be set (i.e. not inverted)</p> <p>Requirement source:</p> <p>SWS_Port_00082, SWS_Port_00055, SWS_Port_00043 (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional:</p>
ARTD-124914	New Feature	<p>[pwm] R21-11 Multicore Concept changes - multipartition vs multicore</p> <p>CR description:</p> <p>Add support for multi-partition support according to [AUTOSAR_EXP_BSWDistributionGuide.pdf R21-11][https://nxp1.sharepoint.com/:b:/r/sites/Zebra/Shared%20Documents/Documents/Standards/AutosarR21-11/BSWGeneral/AUTOSAR_EXP_BSWDistributionGuide.pdf?csf=1&web=1&e=OrIE69]</p> <p>Implementation requested on driver :</p> <p># Drivers must have the configuration structures implemented based on the number of partitions and not the number of cores.</p> <p># Drivers must replace the existing call of OsIf_GetCoreID to OsIfGetUserID.</p> <p># Drivers must have in the configuration structures the referenced Ecuc Partition.</p> <p># Drivers must replace existing core_id check to partition_id check.</p> <p># Example(s) must be updated and this shall be seen as an input for future definition on Platform Base Bundle configuration.</p> <p># Single core constraints which don't allow enabling the multicore (multipartition) on one core must be removed from driver.</p> <p># Update label and description of "{_}Multicore Support Enable" node to "{_}MultiPartition Support Enable"</p> <p>reference implementation(s) : ARTD-97002</p>
ARTD-125095	Bug	<p>[GPT] Srtc_lp_EnableInterrupt function cannot enable alarm interrupt when alarm flag already set</p> <p>Detailed description (how to reproduce it):</p> <p>SRTC cannot enable alarm interrupt when timer alarm flag (TAF) already set:</p> <p>!image-2024-04-17-13-38-41-959.png!</p> <p>Please refer requirement CPR_RTD_01182.gpt !image-2024-12-31-16-27-59-108.png!</p> <p>Preconditions:</p> <p>NA</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>NA</p> <p>Observed behavior:</p> <p>cannot set interrupt when status flag is set</p> <p>Expected behavior:</p> <p>Allow enable alarm interrupts even in cases where the status flag is set</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>[...]</p>

ID	Subtype	Headline and Description
ARTD-125160	Bug	<p>[GPT] FTM ISR does not fulfill 'CPR_RTD_00011' requirement</p> <p>Detailed description (how to reproduce it): GPT ISRs do not fulfill '{ }CPR_RTD_00011{ }' requirement:</p> <p>!image-2024-04-03-18-32-24-205.png!</p> <p>Observed behavior: According to the driver code showed below, the Interrupt Status Flag is cleared only if both interrupt status and interrupt enable flags are set If the driver isn't initialized and the interrupt enable flag is not set, the ISR return immediately and does not clear the interrupt status flag.</p> <p>For STM: !image-2024-04-03-18-03-51-099.png!</p> <p>For FTM: !image-2024-04-11-13-59-35-778.png!</p> <p>For PIT: !image-2024-04-11-14-04-22-258.png!</p> <p>For Stimer: !image-2024-04-11-14-07-03-672.png!width=900,height=329!</p> <p>For STM: !image-2024-04-03-18-22-31-607.png!width=870,height=650!</p> <p>For FTM: !image-2024-04-11-14-35-27-714.png!width=866,height=592!</p> <p>For PIT: !image-2024-04-11-14-50-27-919.png!</p> <p>For Stimer: !image-2024-04-11-14-53-55-576.png!width=844,height=494!</p> <p>Expected behavior: ISR shall satisfy the CPR_RTD_00011 requirement: "{ }ISR shall check whether its respective driver is initialized. If the driver is not initialized, the ISR shall only clear interrupt status flag and return immediately.{ }"</p>
ARTD-125361	Bug	<p>[GPT] LPIT ISR does not fulfill 'CPR_RTD_00011' requirement</p> <p>Detailed description (how to reproduce it): GPT ISRs do not fulfill '{ }CPR_RTD_00011{ }' requirement:</p> <p>!image-2024-04-03-18-32-24-205.png!</p> <p>Observed behavior: According to the driver code showed below, the Interrupt Status Flag is cleared only if both interrupt status and interrupt enable flags are set If the driver isn't initialized and the interrupt enable flag is not set, the ISR return immediately and does not clear the interrupt status flag.</p> <p>For STM: !image-2024-04-03-18-03-51-099.png!</p> <p>For FTM: !image-2024-04-11-13-59-35-778.png!</p> <p>For PIT: !image-2024-04-11-14-04-22-258.png!</p> <p>For Stimer: !image-2024-04-11-14-07-03-672.png!width=900,height=329!</p> <p>For STM: !image-2024-04-03-18-22-31-607.png!width=870,height=650!</p> <p>For FTM: !image-2024-04-11-14-35-27-714.png!width=866,height=592!</p> <p>For PIT: !image-2024-04-11-14-50-27-919.png!</p> <p>For Stimer: !image-2024-04-11-14-53-55-576.png!width=844,height=494!</p> <p>Expected behavior: ISR shall satisfy the CPR_RTD_00011 requirement: "{ }ISR shall check whether its respective driver is initialized. If the driver is not initialized, the ISR shall only clear interrupt status flag and return immediately.{ }"</p>
ARTD-125557	Bug	<p>[AE] Ae header file shall follows the naming convention as CDD_Ae.h</p> <p>Detailed description (how to reproduce it): For Ae CDD module,files are not prefixed with CDD</p>

ID	Subtype	Headline and Description
		<p>Ae.c should be <code>{*}CDD_Ae{*}.c</code> Ae.h should be <code>{*}CDD_Ae{*}.h</code></p> <p>Inside Ae.h: <code>#ifndef AE_H</code> <code>#define AE_H</code> should be <code>#ifndef CDD_AE_H</code> <code>#define CDD_AE_H</code> Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: CDD naming convention is wrong</p> <p>Expected behavior: CDD naming convention is correct</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: !image-2024-04-22-09-34-17-140.png! Reference: AUTOSAR_EXP_CDDDesignAndIntegrationGuideline.pdf</p>
ARTD-125566	Bug	<p>[Uart] Define macro in Uart header file should be <code>CDD_UART_H</code></p> <p>Detailed description (how to reproduce it):</p> <p>For below CDD modules, include files are not prefixed with CDD in "Uart" plugin, <code>CDD_Uart.h</code> is added with below macro inclusion</p> <pre>#ifndef UART_H #define UART_H</pre> <p>instead, should have been as</p> <pre>#ifndef CDD_UART_H #define CDD_UART_H</pre> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: define macro in header file should have CDD in the prefix</p> <p>Expected behavior: define macro in header file should have CDD in the prefix</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-125694	Bug	<p>[Icu] Issue with generated macro definition when configuring multiple variant</p> <p>Detailed description (how to reproduce it): When configuration with multiple variant VS0 and VS1</p> <p>VS_0 : Configuring FTM instance: 1, 2 and 3 VS_1 : Configuring FTM instance: 0, 1 and 2</p> <p>But in the generation file <code>Ftm_Icu_Ip_Defines.h</code> only generate FTM 0, 1 and 2</p> <pre>/ Macros that indicate FTM instances used by ICU. / #ifndef FTM_0_USED #define FTM_0_USED #else #error "FTM_0 instance cannot be used by ICU. Instance locked by another driver!" #endif / brief FTM_0_CH_0 ISR enable/disable / #define FTM_ICU_0_CH_0_ISR_USED (STD_ON) / brief FTM_0_CH_1 ISR enable/disable / #define FTM_ICU_0_CH_1_ISR_USED (STD_ON) / brief FTM_0_OVF interrupt service enable/disable / #define FTM_ICU_0_OVF_ISR_USED (STD_ON)#ifndef FTM_1_USED #define FTM_1_USED #else #error "FTM_1 instance cannot be used by ICU. Instance locked by another driver!" #endif</pre>

ID	Subtype	Headline and Description
		<pre> / brief FTM_1_CH_0 ISR enable/disable / #define FTM_ICU_1_CH_0_ISR_USED (STD_ON) / brief FTM_1_CH_1 ISR enable/disable / #define FTM_ICU_1_CH_1_ISR_USED (STD_ON) / brief FTM_1_CH_2 ISR enable/disable / #define FTM_ICU_1_CH_2_ISR_USED (STD_ON) / brief FTM 1 OVf interrupt service enable/disable / #define FTM_ICU_1_OVF_ISR_USED (STD_ON)#ifndef FTM_2_USED #define FTM_2_USED #else #error "FTM_2 instance cannot be used by ICU. Instance locked by another driver!" #endif / brief FTM_2_CH_0 ISR enable/disable / #define FTM_ICU_2_CH_0_ISR_USED (STD_ON) / brief FTM 2 OVf interrupt service enable/disable / #define FTM_ICU_2_OVF_ISR_USED (STD_ON) Preconditions: Configuring multiple variant Test Case ID (internal TC that caught the defect) optional: NA Observed behavior: NA Expected behavior: Generate the instances which are configured Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: NA </pre>
ARTD-125817	New Feature	<p>[ocu] [IMPLEMENTATION] R21-11 Multicore Concept changes - multipartition vs multicore (remaining platforms)</p> <p>CR description:</p> <p>Add support for multi-partition support according to [AUTOSAR_EXP_BSWDistributionGuide.pdf R21-11][https://nxp1.sharepoint.com/:b:/r/sites/Zebra/Shared%20Documents/Documents/Standards/AutosarR21-11/BSWGeneral/AUTOSAR_EXP_BSWDistributionGuide.pdf?csf=1&web=1&e=OriE69]</p> <p>Implementation requested on driver :</p> <ul style="list-style-type: none"> # Drivers must have the configuration structures implemented based on the number of partitions and not the number of cores. # Drivers must replace the existing call of <code>OsIf_GetCoreID</code> to <code>OsIfGetUserID</code>. # Drivers must have in the configuration structures the referenced <code>Ecuc Partition</code>. # Drivers must replace existing <code>core_id</code> check to <code>partition_id</code> check. # Example(s) must be updated and this shall be seen as an input for future definition on Platform Base Bundle configuration. # Single core constraints which don't allow enabling the multicore (multipartition) on one core must be removed from driver. # Update label and description of "{_}Multicore Support Enable" node to "{_}MultiPartition Support Enable" <p>reference implementation(s) : ARTD-97002</p>
ARTD-125838	Bug	<p>[S32NZ5X 1.0.0] Fee: FEE_CLUSTER_OVERHEAD macro generated by EB and S32DS mismatch</p> <p>Detailed description (how to reproduce it):</p> <ul style="list-style-type: none"> # Turn <code>FeeSubAddressAreaRetirement</code> on # Generate code with <code>EBtresos</code> # Take the EPC output files as input for <code>S32DS</code> # Generate code with <code>S32DS</code> # Compare the two generated code <p>Preconditions:</p> <p><code>FeeSubAddressAreaRetirement</code> turned on.</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p><code>Fee_TC_FCT_0705</code></p> <p>Observed behavior:</p> <p>The macro on the left was generated by <code>EBtresos</code>, the other by <code>S32DS</code>  </p> <p>Expected behavior:</p> <p>The macros generated by <code>EBtresos</code> and <code>S32DS</code> must have the same value with the same input config files.</p> <p>For example: In the case above, 112 is the correct value.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p>
ARTD-126023	Bug	<p>[ICU] Incorrect version checking and duplicate include</p> <p>Detailed description (how to reproduce it):</p> <p>1 Not include <code>Std_Types.h</code> in <code>Ftm_Icu_Ip_Types.h</code> file but driver still checking version of this file  </p>

ID	Subtype	Headline and Description
		<p>Solution: Remove checking Std_Types.h version in Ftm_Icu_Ip_Types.h file</p> <p>2 Duplicate include "Wkpu_Ip_Types.h" in Wkpu_Ip.h file. because Wkpu_Ip_Types.h already included in Wkpu_Ip_Cfg.h   </p> <p>Solution: Remove #include "Wkpu_Ip_Types.h" in Wkpu_Ip.h file</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: N/A</p> <p>Expected behavior: N/A</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-126275	New Feature	<p>[icu] [IMPLEMENTATION] R21-11 Multicore Concept changes - multipartition vs multicore</p> <p>CR description:</p> <p>Add support for multi-partition support according to [AUTOSAR_EXP_BSWDistributionGuide.pdf R21-11](https://nxp1.sharepoint.com/:b:/r/sites/Zebra/Shared%20Documents/Documents/Standards/AutosarR21-11/BSWGeneral/AUTOSAR_EXP_BSWDistributionGuide.pdf?csf=1&web=1&e=OriE69)</p> <p>Implementation requested on driver :</p> <ul style="list-style-type: none"> # Drivers must have the configuration structures implemented based on the number of partitions and not the number of cores. # Drivers must replace the existing call of Oslf_GetCoreID to OslfGetUserID. # Drivers must have in the configuration structures the referenced Ecuc Partition. # Drivers must replace existing core_id check to partition_id check. # Example(s) must be updated and this shall be seen as an input for future definition on Platform Base Bundle configuration. # Single core constraints which don't allow enabling the multicore (multipartition) on one core must be removed from driver. # Update label and description of "{_}Multicore Support Enable" node to "{_}MultiPartition Support Enable" <p>reference implementation(s) : ARTD-97002</p>
ARTD-126336	Bug	<p>[FEE]: Some variables' definition conflict with the section attribute in memmap</p> <p>Detailed description (how to reproduce it): Some variables' definition conflict with the section attribute in memmap.</p> <p>For example,:</p> <p>In the Wdg module. The variable: Wdg_aePreviousMode[] which with a default initial value when definition. but it was located in the .mcal_bss section. This will cause compiling error or unexpected binary file content. </p> <p>In the Gpt module. The variable: Gpt_Ipw_HwInstanceConfig_PB[] which is a normal variable, but it was located to .mcal_const_cfg section, which means it shouldn't be changed.</p> <p>Variable: Gpt_Ipw_ChannelConfig_PB and Fee_JobScheduleLookupTable also have the similar issue. </p> <p>Preconditions: Always</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: Compiling error or unexpected contents in binary file.</p> <p>Expected behavior: Source code should be following the coding rule more strictly.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Had a code review carefully for all the module code by each module owner.</p>
ARTD-126358	Bug	<p>A bug of system tick calculation if the OS is enabled</p> <p>Detailed description (how to reproduce it): Background: Due to Jira ticket ARTD-61688, the maximum value in the Oslf_Timer_System_Internal_GetElapsed() function has been changed from S32_SysTick->RVR to SYSTICK_MAX.</p> <p>It's totally fine if you use OslfBaremetalType. However, if the customer add the operating system, this change is a bug because SYSTICK_MAX will not be equal to S32_SysTick->RVR.</p>

ID	Subtype	Headline and Description
		<p>OsIf_Timer_System_Internal_Init() in RTD will not be called(pls check Figure 1), and the value in S32_SysTick->RVR will not be initialized to 0xFFFFFFFF, which is equal to SYSTICK_MAX. The maximum value is not a real value as expected. So the value of dif will be affected when using system tick (pls check Figure 2).</p> <p>!image-2024-04-28-10-14-22-947.png width=571,height=501! !image-2024-04-28-10-19-49-256.png width=376,height=242!</p> <p>Preconditions: OS is enabled</p> <p>Observed behavior: The calculated dif is greater than the real dif</p> <p>Expected behavior: The maximum value is the actual value from S32_SysTick->RVR instead of SYSTICK_MAX</p> <p>Proposed solution optional: !image-2024-04-30-15-29-12-230.png width=658,height=256!</p>
ARTD-126556	Bug	<p>[S32NZ5X 1.0.0] Fee: Functional operations failed when enable SubAddressArea Retirement</p> <p>Detailed description (how to reproduce it): # Fee Virtual Page Size is set to 32(maybe other numbers will do as well). # Write page size in Mem_43_Exfls is set equal to Fee Virtual Page Size(32). # Enable SubAddressArea Retirement.</p> <p>Preconditions: As mentioned above.</p> <p>Test Case ID (internal TC that caught the defect) optional: Fee_TC_FCT_0705.c</p> <p>Observed behavior: Fee_eJobResult = MEMIF_JOB_FAILED whenever performs Fee_Init, Fee_Write,...</p> <p>Expected behavior: Fee_eJobResult = MEMIF_JOB_OK; Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Hint: FEE_CLUSTER_OVERHEAD should be calculated so that it is divisible by Write page size or Fee Virtual Page Size</p>
ARTD-126574	Bug	<p>[Mem_InFls] implement requirement CPR_RTD_00444.mem_infls</p> <p>Detailed description (how to reproduce it): !screenshot-1.png thumbnail! update requirement CPR_RTD_00444.mem_exfls</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior:</p> <p>Expected behavior:</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: update requirement CPR_RTD_00444.mem_exfls</p>
ARTD-127144	Bug	<p>[BaseNxp][Os] Redefinition of macros errors</p> <p>Detailed description (how to reproduce it): Compile the RTD with GHS</p> <p>Preconditions: Use RTD's OS.</p> <p>Test Case ID (internal TC that caught the defect) optional: Bundle_TC_001</p> <p>Observed behavior: Following errors raised at compile time: !image-2024-03-07-11-28-20-667.png!</p> <p>Expected behavior: No errors</p>


ID	Subtype	Headline and Description
		<p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-127586	Bug	<p>[FEE] EB tool does not give error message when config block with size is too large</p> <p>Detailed description (how to reproduce it): EB tool does not give error message when config block with size is too large ex: cluster size: 4096 byte block size : 4000 byte => EB must give error message to user</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: EB tool does not give error message when config block with size is too large</p> <p>Expected behavior: EB tool will give error message to user when config block with size is too large</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-127680	Bug	<p>[MemAcc] Investigate issue on CT config when selecting to use Read Burst</p> <p>Detailed description (how to reproduce it): Issue appears when generating MemAcc_PBcfg.c when MemAccUseReadBurst. The exact error is in the "MemAcc generation error" attachment</p> <p>Preconditions: MemAccUseReadBurst is checked in the CT config</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: Generation error, see attached picture</p> <p>Expected behavior: No issues</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Investigate and see if this issue can be reproduced.</p>
ARTD-127749	Bug	<p>[i2c] Using the sint8 data type for variables 'I2c_as8ChannelHardwareMap' and 'I2c_as8PartitionHardwareMap' would violate the CertC standard</p> <p>Detailed description (how to reproduce it): Value of array I2c_as8ChannelHardwareMap[Channel] will be used to get element of I2c_aeChannelStatus array. So, it cannot be a negative number</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: NA</p> <p>Expected behavior: NA</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-127792	Bug	<p>[S32N5 1.0.0] MEM_EXFLS: Compare generated code between EB and DS is not same when inport EB to DS</p> <p>Detailed description (how to reproduce it): MEM_EXFLS: Compare generated code between EB and DS is not same when inport EB to DS. Detail see the picture below. !image-2024-05-16-17-01-58-316.png!thumbnail!</p> <p>Preconditions:</p>

ID	Subtype	Headline and Description
		<p>N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: Compare generated code between EB and DS is not same when inport EB to DS.</p> <p>Expected behavior: Compare generated code between EB and DS is same when inport EB to DS.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-127925	Bug	<p>[FEE-ASRr21.11] fix violations for Cert-c report</p> <p>Detailed description (how to reproduce it): fix violations for Cert-c report as in excel file</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: violations for Cert-c report as in excel file</p> <p>Expected behavior: no violations for Cert-c report as in excel file</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-128136	Bug	<p>[ICU] Build fail when IcuWakeupFunctionalityApi = ON and IcuReportWakeupSource = OFF</p> <p>Detailed description (how to reproduce it): Build fail when IcuWakeupFunctionalityApi = ON and IcuReportWakeupSource = OFF</p> <p>both are RTD notes</p> <p>Preconditions: when IcuWakeupFunctionalityApi = ON and IcuReportWakeupSource = OFF</p> <p>Test Case ID (internal TC that caught the defect) optional: Icu_TS_COT_900</p> <p>Observed behaviour: N/a</p> <p>Expected behaviour: N/a</p> <p>Note: in the "Expected behaviour" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:N/a</p>
ARTD-128826	Bug	<p>[I2C] EB tresos not raise an error when baudrate out of range operation mode</p> <p>Detailed description (how to reproduce it): Add I2c component into EB tresos Chose Standard operating mode Config values to change the baudrate higher than 400kps</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior:</p> <p>The warning does not appear if the baud rate value does not match the mode</p> <p>Expected behavior: Need condition with specific operating mode</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Refer S32DS. The baudrate should be: standard: >0 & <= 100k fast: >100k & <= 400k fast plus: >400k & <=1M</p>
ARTD-129192	Bug	<p>The contents of modules.h files generated by S32DS and EB are inconsistent</p>

ID	Subtype	Headline and Description
		<p>Detailed description (how to reproduce it): Customers found that when they used the same configuration to generate files for Dio_Example_S32G399A_M7 in RTD 4.0.2 P08, the content in modules.h generated using EB and using S32DS was inconsistent. The details are shown in the figure below.</p> <p>!image-2024-05-28-15-07-08-740.png width=563,height=151!</p> <p>Preconditions: Import Dio_Example_S32G399A_M7 into EB and S32DS</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>Observed behavior: USE_DIO_MODULE value is different in EB and S32DS Expected behavior: USE_DIO_MODULE value is the same in EB and S32DS</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-129198	Bug	<p>[FEE-ASRr21.11] fix violations for CWE, Misra report</p> <p>Detailed description (how to reproduce it): fix violations for CWE, MISRA report as in excel file</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: violations for Misra, CWE report as in excel file</p> <p>Expected behavior: no violations for Misra, CWE report as in excel file</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Update code to fix Cert-C violation</p>
ARTD-129297	Bug	<p>[Port] Fix SA Finding: Using invalid direction to set pin direction</p> <p>Detailed description (how to reproduce it): No measure are applied to check invalid parameter "direction" for function Port_SetPinDirection</p> <p>Preconditions: Call Port_SetPinDirection with invalid value (valid value is PORT_PIN_IN = 0, PORT_PIN_OUT = 1, PORT_PIN_INOUT = 2, PORT_PIN_HIGH_Z = 3)</p> <p>Test Case ID (internal TC that caught the defect) optional: None</p> <p>Observed behavior: If the invalid direction passed to Port_SetPinDirection, this function will set the direction as PORT_PIN_HIGH_Z. This is unwanted behavior</p> <p>Expected behavior: If development error detection is enabled, DET must have raise when passed invalid parameter. For example: PORT_E_PARAM_INVALID_DIRECTION reported when calling Port_SetPinDirection(0, PORT_PIN_OUT);</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Check the validation of parameter "direction". If invalid, the function must skipped and return without any action</p>
ARTD-131154	Bug	<p>[Port][ECPD] The "Pin tool functional group" doesn't work properly when using at least 2 container</p> <p>Detailed description (how to reproduce it): Step 1: Create new project on DS</p> <p>Step2: Add Port component, configure with 2 container (PortContainer_0, PortContainer_1) and one "Pin tool functional Group"</p> <p>!image-2023-04-18-09-40-10-833.png width=499,height=374!</p> <p>!image-2023-04-18-09-40-33-743.png width=512,height=351!</p> <p>!image-2023-04-18-09-40-50-950.png width=522,height=330!</p>

ID	Subtype	Headline and Description
		<p>Step3: Generate ECVD file</p> <p>Step4: Import ECVD file to EB, generate EPC file</p> <p>Step5: Import EPC file to S32DS (as new one)</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: Port_TS_COT_019</p> <p>Observed behavior: in the PortContainer_1, "Pin tool functional group" doesn't work properly, it selected PortContainer_0_BOARD_InitPeripherals instead of PortContainer_1_BOARD_InitPeripherals</p> <p>!image-2023-04-18-09-49-39-362.png!width=486,height=346!</p> <p>!image-2023-04-18-09-49-53-955.png!width=494,height=342!</p> <p>!image-2023-04-18-09-50-30-882.png!width=495,height=315!</p> <p>!image-2023-04-18-09-50-54-755.png!width=512,height=312!</p> <p>Expected behavior: "Pin tool functional group" in all containers works properly</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-131430	Bug	<p>[MCU] change the macro contains platform name to DERIVATIVE_XXX</p> <p>Detailed description (how to reproduce it): 1,in driver S32K1-S32M24x have many macro have information platform name as #if (defined(POWER_IP_S32K148) defined(POWER_IP_S32K146) defined(POWER_IP_S32K144) defined(POWER_IP_S32K142)). it should be avoid (coding guidelines rule 6) 2,Correct macro name with the format in S32N (coding guidelines rule 20: All macros used in preprocessor directives shall be in uppercase, with multiple words separated by an underscore following the format) in dev\drivers\AutoSAR\mcu\ip\Clock_S32N\specific\S32N\src\Clock_Ip_Specific.c</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: in driver S32K1-S32M24x have many macro have information platform name and S32N have macro not follow coding guideline</p> <p>Expected behavior: not have macro contain platform name in driver code</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-131501	Bug	<p>[MCU] S32CT Clock files are generated when Mcu component and Clocks tool are disabled</p> <p>Detailed description (how to reproduce it): Step 1: create new project for S32N Step 2: make sure enable clocks tool and add Mcu component Step 3: disable Clocks tool and remove Mcu component !image-2024-06-06-17-49-11-565.png!width=544,height=154! After this step clock file are still generated: !image-2024-06-06-17-49-55-786.png!width=293,height=221!</p> <p>Preconditions: S32CT</p> <p>Test Case ID (internal TC that caught the defect) optional: Test manually</p> <p>Observed behavior: From pull request: [https://bitbucket.sw.nxp.com/projects/ARTD/repos/base/pull-requests/919/overview]</p> <p>If Mcu component is removed from project, it will generate Clock file for Clock IP. But if Clocks tool (Clock Ip) is removed also, the script in pull request still run, so Clock files are still generated.</p>

ID	Subtype	Headline and Description
		<p>Expected behavior: Clock file will not be generated if Clocks tool and Mcu component Clock_ip component are not enabled</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Update script in system component to check if Clocks tool is enabled or not via getClockFunctionalGroups();</p>
ARTD-131642	Bug	<p>[S32K1-S32M24X][MCU]Mcu driver do not implement correct step when switching system clock</p> <p>Detailed description (how to reproduce it): Mcu driver not implement correct step by step when switch system clock . !image-2024-06-07-10-05-33-062.png!thumbnail! RM version : S32K1xxRM_Rev14.pdf</p> <p>Preconditions: S32K1xxRM_Rev14.pdf</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: Mcu driver not implement correct step by step when switch system clock</p> <p>Expected behavior: Mcu driver implement correct step by step when switch system clock</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-131722	New Feature	<p>[dpga][S32M24x] [IMPLEMENTATION] R21-11 Multicore Concept changes - multipartition vs multicore</p> <p>CR description:</p> <p>Add support for multi-partition support according to [AUTOSAR_EXP_BSWDistributionGuide.pdf R21-11][https://nxp1.sharepoint.com/:b:/r/sites/Zebra/Shared%20Documents/Documents/Standards/AutosarR21-11/BSWGeneral/AUTOSAR_EXP_BSWDistributionGuide.pdf?csf=1&web=1&e=OrIE69]</p> <p>Implementation requested on driver :</p> <ul style="list-style-type: none"> # Drivers must have the configuration structures implemented based on the number of partitions and not the number of cores. # Drivers must replace the existing call of OsIf_GetCoreID to OsIfGetUserID. # Drivers must have in the configuration structures the referenced Ecuc Partition. # Drivers must replace existing core_id check to partition_id check. # Example(s) must be updated and this shall be seen as an input for future definition on Platform Base Bundle configuration. # Single core constraints which don't allow enabling the multicore (multipartition) on one core must be removed from driver. # Update label and description of "{_}Multicore Support Enable" node to "{_}MultiPartition Support Enable"_{ } <p>reference implementation(s) : ARTD-97002</p>
ARTD-132710	Bug	<p>[Base] Wrong inclusion of MemAcc_GeneralTypes.h</p> <p>In memory drivers the file MemAcc_GeneralTypes.h is included for E_MEM_SERVICE_NOT_AVAIL but as per AUTOSAR R21-11, MCAL should not include MemAcc_GeneralTypes.h, the define of macro should come from Std_Types.h</p>
ARTD-133731	Bug	<p>[S32ZSE 2.0.0] MemAcc: multicore type 1 run with data fault when config with one Mem driver and one channel sema4</p> <p>Detailed description (how to reproduce it): multicore type 1 detect a data fault whenrun through the function MemAcc_Init</p> <p>Preconditions: Multicore type 1 Use one Mem IP driver Use one channel sema4 Test Case ID (internal TC that caught the defect) optional: MemAcc_TS_090</p> <p>Observed behavior:</p> <p>Expected behavior: No error when run multicore</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-133773	New Feature	<p>[CAN] Add support for TX Low/High Msg Buff First</p> <p>NewWorkDescription: The new S32N79 (Luxor) for FLEXCAN add support in hardware for new feature as which message buffer first.</p> <p>Lowest-number message buffer first</p>

ID	Subtype	Headline and Description
		<p>If CTRL1[LBUF] is 1, the first (lowest number) active transmission message buffer found is the arbitration winner. MCR[LPRIEN] has no effect when CTRL1[LBUF] is 1.</p> <p>Highest-priority message buffer first</p> <p>If CTRL1[LBUF] is 0, the arbitration process searches for the active transmission message buffer with the highest priority. The frame of this message buffer has a higher probability of winning the arbitration on the CAN bus when multiple external nodes compete for the bus simultaneously.</p> <p>The sequence of bits considered for this arbitration is called the arbitration value of the message buffer. The transmission message buffer with the lowest arbitration value among all transmission message buffers has the highest priority.</p> <p>If two or more message buffers have equivalent arbitration values, the message buffer with the lowest number is the arbitration winner.</p> <p>The composition of the arbitration value depends on MCR[LPRIEN].</p> <p>High Attention to the Arbitration Process in order to don't create priority inversion.</p> <p>Requirement source: Update only if added a new field in configurator for HLD.</p> <p>(e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: [...]</p>
ARTD-133783	Bug	<p>[MCL] Issue about Mcl_Deinit function on multicore</p> <p>Detailed description (how to reproduce it): Now, Mcl_Deinit function only work 1 core because the Mcl_pxConfig variable is cleared to NULL_PTR after deinit so when calling Mcl_Deinit function on other core it will don't work and report DET error.</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: Mcl_TC_FCT_MULTI_001 Mcl_TC_FCT_MULTI_002 Observed behavior: As detailed description</p> <p>Expected behavior: Deinit function work on both two core</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-133829	Bug	<p>[I2C] High speed support Target only</p> <p>Detailed description (how to reproduce it): Create a EBtresos/S32DS and add CDD_I2c component Config Lpi2c channel with master mode</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: I2c_TS_COT_EQ01</p> <p>Observed behavior: In Reference Manual, Lpi2c support high speed mode for Target only. But we have high speed config field in Lpi2c_Master section</p> <p>Expected behavior: High speed config field should be remove in Lpi2c_Master section if not supported</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-133873	Bug	<p>[MemAcc] Inconsistency between gen tools: EB and S32CT</p> <p>Detailed description (how to reproduce it): some minor differences in generated codes (attached in the ticket) between EB and S32ct: !image-2024-06-23-09-50-29-888.png[thumbnail!]</p> <p>Preconditions: Derivative: S32ZSE</p> <p>Multicore Type 1: Enable Multicore Type 3: Enable</p> <p>Test Case ID (internal TC that caught the defect) optional: MemAcc_TS_110</p>

ID	Subtype	Headline and Description
		<p>Observed behavior:</p> <p>Expected behavior:</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-134037	Bug	<p>The condition of HW channel in configuration of LIN and UART driver is incorrect</p> <p>Detailed description (how to reproduce it): Case 1: When config channel LPUART_MSC for UART and LIN driver, no error is occurred</p> <p>Case 2: When config channel LPUART_1 for UART driver and LPUART_IP_11 for LIN driver, the error is occurred</p> <p>All of those cases are incorrect.</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: The error is triggered incorrectly when config HW channel</p> <p>Expected behavior: The error is triggered correctly when config HW channel</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Update the condition in the configuration code</p>
ARTD-134147	Bug	<p>The condition of HW channel in configuration of LIN and UART driver is incorrect</p> <p>Detailed description (how to reproduce it): The condition of HW channel in configuration of LIN and UART driver is incorrect. The HW channel of LIN will report error when same HW channel in UART, but it don't</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: The error is triggered incorrectly when config HW channel</p> <p>Expected behavior: The error is triggered correctly when config HW channel</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Update the condition in the configuration code</p>
ARTD-134243	Bug	<p>[I2C] Can not use Lpi2c instace macro when use Lpi2c2 for first channel</p> <p>Detailed description (how to reproduce it): Create a S32DS project and add Lpi2c_lp component Add Lpi2c2 for first channel Generate code</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: lp_Lpi2c_TS_200</p> <p>Observed behavior: LPI2C_CHANNEL_0 defined is 2</p> <p>Expected behavior: With Lpi2c lp module we have only 2 instances, so if use Lpi2c1 generated code should be generate to 0 and Lpi2c2 is 1</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p>

ID	Subtype	Headline and Description
		Proposed solution optional: [...]
ARTD-134259	Bug	<p>[BASE][MEM_43_EEP][MEM_43_INFLS][MEM_43_EXFLS] Missing declaration</p> <p>Detailed description (how to reproduce it): Compiling the RTD SW32K1_S32M24x_RTD_R21-11_2.0.0_P05 leads to following errors:</p> <p>!image-2024-06-27-09-32-43-555.png!</p> <p>Same for MEM_43_EXFLS and MEM_43_EEP</p> <p>Preconditions: Compile the RTD</p> <p>Test Case ID (internal TC that caught the defect) optional: Bundle_TC_001</p> <p>Observed behavior: Errors at compile time</p> <p>Expected behavior: No errors</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-134748	New Feature	<p>[S32K3XX][Base] Add software semaphores for K3 derivatives without the SEMA4 IP</p> <p>NewWorkDescription: There is no way to sync between the HSE core and application core on S32K3XX platforms that don't have hardware semaphores (see attached picture)</p> <p>Requirement source: NA (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: add Multicore support on K310/K311/K312 derivatives that don't have Sema4 support (from resource files) add Software semaphores support on the previously mentioned derivatives. investigate how these SW semaphores can be assigned in Ram to be also visible for the HSE Core.</p>
ARTD-136540	Bug	<p>[S32Kxx_M2xx] The sequence to enable Pull Up and Pull Down of UCFG(x) should be improved</p> <p>Detailed description (how to reproduce it): With the current sequence to configure Pull Up and Pull Down in HVM (High Voltage Module), we do not disable Pull Down before enabling Pull Up and opposite. !image-2024-07-05-16-13-39-520.png!thumbnail! !screenshot-1.png!thumbnail!</p> <p>This happens when we use multi-variants: in VS_0: Pull Up enabled in VS_1: Pull Down enabled</p> <p>Then Ae_Init is called twice with 2 variants above, this can cause short circuit or failure to configure Pull Up and Pull Down</p> <p>Preconditions: Use multi variants</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: The sequence is not correct</p> <p>Expected behavior: Pull Down must be disabled before enabling Pull Up and opposite</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-136756	Bug	<p>RTD Mcu_Ipw_SetMode() function implementation</p> <p>Customer Kostal is asking whether the issue from * __ *</p> <p>https://jira.sw.nxp.com/browse/MCAL-28553</p> <p>is applicable to S32K1 RTD 4.4 2.0.0 ?</p>
ARTD-136869	Bug	Frame Counter Bug

ID	Subtype	Headline and Description
		RTD Driver shall fix bug related to Frame Counter Fault processing SPI comm has GHS in which Frame Counter occupies bits from 14:8, which gives it range 0 127. Variable u32FrameCounter is never checked and never limited to max value of 127. On AE side, if counter goes above, it starts from 0 again, this needs to be implemented on RTD side
ARTD-136878	Bug	LPSPi timeout fix Current implementation uses Lpspi_lp_Cancel function in MNI. This fixes problems with SPI, but creates new one. Previous interrupted communication is not aware of this problem, and LPSPi timeout occurs. But due to this, interrupt for handling of AE faults is postponed for this timeout interval (default is 50ms). Please fix it, so if Lpspi_lp_Cancel is called, ongoing comm is notified and doesnt get stuck in that timeout loop.
ARTD-136882	Bug	Injection of fault not working correctly Reading of Faults and Events when injected through IRQ_SET register is not working properly. Faults/Event is recognized, but GHS is checked only for Event, and if not event is pending, fault is not handled. (function AEC_IRQEventFaultHandler)
ARTD-137041	Bug	[S32K1XX_S32M24X][Port] S32DS Pins tool generate code incorrectly when add PowerAndGround pins Detailed description (how to reproduce it): 1. Create project in S32DS In Pins tool: 2. Add 1 PowerAndGround pins first 3. Add 1 other peripheral pin (e.g GPIO pin) 4. Generate code !image-2023-11-27-14-59-14-258.png! Step 2 and step 3 MUST follow above order Preconditions: N/A Test Case ID (internal TC that caught the defect) optional: N/A Observed behavior: Code generate for GPIO pin is incorrect, it becomes NOT AVAILABLE almost attribute: !image-2023-11-27-14-57-47-970.png! Expected behavior: PowerAndGround is routed as default, so it should not be added or affect to other pins if user add it into Pins list Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: N/A
ARTD-137418	Bug	[Mem_Infs] The container "MemInstance" and node "MemInstanceld" need to improve to follow requirement [ECUC_Mem_00003] + [ECUC_Mem_00007] Detailed description (how to reproduce it): The current value of the node "MemInstanceld" in the configuration interface does not make sense, Following the requirement "ECUC_Mem_00007", it should be "ID of the related memory driver instance". So "MemInstance" will be one container for each Mem driver instance. for example: The S32K3XX platform has only 1 memory driver instance QSPI_0, so the container "MemInstance" will be one container only for one Mem driver instance (QSPI_0). The value of the node "MemInstanceld" should be 0x0U. The S32ZE platform has 2 memory driver instances QSPI_0 and QSPI_1, so the container "MemInstance" will be 2 containers maximum for 2 Mem driver instances (QSPI_0 QSPI_1). The node "MemInstanceld" value should be 0x0U and 0x01 in order. Preconditions: N/A Test Case ID (internal TC that caught the defect) optional: N/A Observed behavior: The current node is no reference to the mem driver instance: !image-2024-07-12-22-13-49-860.png! Expected behavior: "MemInstance" will be one container for each Mem driver instance. The node "MemInstanceld" value should be "ID of the related memory driver instance". Requirement source: [ECUC_Mem_00003] [ECUC_Mem_00007] Proposed solution optional: N/A
ARTD-137821	Bug	[platform] Remove adhoc CCOPT values and use generated values based on resource Detailed description (how to reproduce it):

ID	Subtype	Headline and Description
		<p>Remove custom CCOPT and use generated values based on resource used see [PR comment]https://bitbucket.sw.nxp.com/projects/ARTD/repos/platform/pull-requests/751/overview?commentId=2165839</p> <p>Remove the mentions from UM/IM as well</p> <p>Preconditions: None</p> <p>Test Case ID (internal TC that caught the defect) optional: None</p> <p>Observed behavior: Custom CCOPT are requested to be used by customer to build the code for a specific NPI these values should be generated based on configuration and not forced in CCOPT in makefiles</p> <p>Expected behavior: Use generated values</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-137950	Bug	<p>[Mem_Eep] The container "MemInstance" and node "MemInstanceld" need to improve to follow requirement [ECUC_Mem_00003] + [ECUC_Mem_00007]</p> <p>Detailed description (how to reproduce it): The current value of the node "MemInstanceld" in the configuration interface does not make sense, Following the requirement "ECUC_Mem_00007", it should be "ID of the related memory driver instance". So "MemInstance" will be one container for each Mem driver instance. for example:</p> <p>The S32K3XX platform has only 1 memory driver instance QSPI_0, so the container "MemInstance" will be one container only for one Mem driver instance (QSPI_0). The value of the node "MemInstanceld" should be 0x0U.</p> <p>The S32ZE platform has 2 memory driver instances QSPI_0 and QSPI_1, so the container "MemInstance" will be 2 containers maximum for 2 Mem driver instances (QSPI_0 QSPI_1). The node "MemInstanceld" value should be 0x0U and 0x01 in order.</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: The current node is no reference to the mem driver instance:</p> <p>!image-2024-07-12-22-13-49-860.png!</p> <p>Expected behavior: "MemInstance" will be one container for each Mem driver instance.</p> <p>The node "MemInstanceld" value should be "ID of the related memory driver instance".</p> <p>Requirement source: [ECUC_Mem_00003] [ECUC_Mem_00007]</p> <p>Proposed solution optional: N/A</p>
ARTD-137971	Bug	<p>[PWM][S32DS] Cannot generate channel when config channel Id equal total number channel</p> <p>Detailed description (how to reproduce it): [Change channel ID from equal Channel index (value of current Channel ID is 2) to total number (3 channel). In this configuration, we have 3 channel pwm is PwmChannel_0, PwmChannel_1 and PwmChannel_2. After generate with changed Channel Id of PwmChannel_2 configuration, Pwm_VS_0_PBcfg.c loose the changed channel.]</p> <p>Preconditions: [Change value of Channel ID of any channel to total number channel will not raise any error.]</p> <p>Observed behavior: [Change channel ID from 2 to 3 but s32ds did not raise any error !image-2024-07-17-11-21-20-185.png!width=849,height=448!</p> <p>Code generation with this changed configuration missed PwmChannel_2</p> <p>!image-2024-07-17-11-23-40-825.png!width=847,height=803!</p> <p>]</p> <p>Expected behavior: [Change value of channel ID equal or exceed number of total channel is not valid]</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [Channel ID must mapping with channel index]</p>
ARTD-140316	Bug	<p>[LIN] Code not generated when enable alternate clock reference</p>

ID	Subtype	Headline and Description
		<p>Detailed description (how to reproduce it): An error raised when enable node LinClockRef_Alternate as below:</p> <p>!image-2024-07-18-14-12-09-865.png!</p> <p>Preconditions:</p> <p>Test Case ID (internal TC that caught the defect) optional: Lin_TS_009</p> <p>Observed behavior:</p> <p>Expected behavior: No error raised</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p>
ARTD-140821	Bug	<p>[S32K3XX][Mem_Infls] The LoadAc operation still occurs when JobBlockSector =C40_IP_BLOCK_INVALID, BlockAc = C40_IP_BLOCK_INVALID</p> <p>Detailed description (how to reproduce it): The LoadAc operation still occurs when JobBlockSector =C40_IP_BLOCK_INVALID, BlockAc = C40_IP_BLOCK_INVALID in IPW_CheckLoadAc function</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: The LoadAc operation still occurs when JobBlockSector =C40_IP_BLOCK_INVALID, BlockAc = C40_IP_BLOCK_INVALID in IPW_CheckLoadAc function</p> <p>Expected behavior: The LoadAc operation does not doccur when JobBlockSector =C40_IP_BLOCK_INVALID, BlockAc = C40_IP_BLOCK_INVALID in IPW_CheckLoadAc function</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-141479	Bug	<p>[UART] Uart_Init always returns UART_DRV_INIT whether init is successful or not</p> <p>Detailed description (how to reproduce it): When a error occurs. Uart cannot be initialized</p> <p>UartStatePtr->IsDriverInitialized = FALSE</p> <p>!image-2024-07-25-11-12-18-040.png!width=718,height=166!</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: Uart_au8DriverStatus[PartitionId] = UART_DRV_INIT !image-2024-07-25-11-13-12-209.png!width=480,height=223!</p> <p>Expected behavior: Uart_au8DriverStatus[PartitionId] = UART_DRV_UNINIT</p> <p>Proposed solution optional: N/A</p>
ARTD-141488	Bug	<p>[SPI] In RTD_SPI_UM.pdf file, guideline DMA Mux configuration is incorrect</p> <p>Detailed description (how to reproduce it):</p> <p>!image-2024-01-05-15-52-36-720.png!</p> <p>Following the UM file, DMA MUX Source was configured at the Mcl module instead of RM module as actually.</p> <p>Preconditions: Guideline for DMA MUX configuration must be noted correct in UM file</p> <p>Test Case ID (internal TC that caught the defect) optional:</p>

ID	Subtype	Headline and Description
		<p>N/A</p> <p>Observed behavior: as Detailed description</p> <p>Expected behavior: as Preconditions</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-141482	Bug	<p>[LIN] Lin_Init function always returns LIN_INIT whether init is successful or not</p> <p>Detailed description (how to reproduce it): When a error occurs. Lin cannot be initialized</p> <p>if at least One case in function Lin_InitImplementation below fail, Driver will be not initialized.((TRUE == Lin_apxConfigPtr[PartitionID]>{-}Lin_ChannelPtr[Lin_ChLoop]>{-}AllocatedPartition) && (PartitionID == Lin_FLEXIO_apxConfigPtr[PartitionID]>{-}Lin_ChannelPtr[Lin_ChLoop]>{-}ChannelPartitionID))</p> <p>but actually, driver always return Lin_Init that to notify Driver was initialized</p> <p>!image-2024-07-25-11-22-13-651.png!</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: Lin_au8LinDrvStatus[PartitionID] = LIN_43_LPUART_FLEXIO_INIT;</p> <p>Expected behavior: Lin_au8LinDrvStatus[PartitionID] = LIN_43_LPUART_FLEXIO_UNINIT; if an error occurred.</p> <p>Proposed solution optional: N/A</p>
ARTD-141574	Bug	<p>[LIN] Fix wrong generation for Multicore on S32DS</p> <p>Detailed description (how to reproduce it): Fail generate when config multicore feature on S32DS</p> <p>!image-2024-07-25-18-30-20-632.png!width=644,height=267!</p> <p>!image-2024-07-25-18-30-50-994.png!width=684,height=333!</p> <p>!image-2024-07-25-18-31-25-217.png!width=557,height=244!</p> <p>!image-2024-07-25-18-31-45-476.png!</p> <p>Preconditions: Generate code when config multicore on DS</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: There is error when config multicore on DS</p> <p>Expected behavior: No error when generate code</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-141687	Bug	<p>[Mem_Infls] Async mode is not completely asynchronous</p> <p>Detailed description (how to reproduce it): Currently, write/erase is not completely asynchronous. on each mainfunction call, the job is complete done on hardware. > it is not Async actually. The driver should be return immediate after set job on hardware. And will check the status on the next mainfunction call.</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: The driver set job on hardware and waits status on the mainfunction</p>

ID	Subtype	Headline and Description
		<p>Expected behavior: The driver set job on hardware and return immediately, and check status on the next main function.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: implement the async mode correctly</p>
ARTD-141887	Bug	<p>[SJA11XX][BLN_RTD_4.4_SJA11xx_1.0.1] Dio_Example_SJA1110 not working.</p> <p>Detailed description (how to reproduce it): Create new project from example: Dio_Example_SJA1110 Open CT and click "Update Code" Build (Debug_RAM) Reset board. Run(Debug) "Dio_Example_SJA1110_Debug_RAM_PNE"</p> <p>Preconditions: SW2.10 and SW2.11 OFF (so NOT booting from flash)</p> <p>Observed behavior: D47 not blinking; D84 turns off.</p> <p>Expected behavior: D47 blinking;</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Additional information optional: Running Gpio_Sw_Dio_Ip_Example_SJA1110:is Ok. RGB blinks blue.</p> <p>Running Dio_Example_SJA1110 after first running Gpio_Sw_Dio_Ip_Example_SJA1110 (without power-cycle, without reset button) is Ok. RGB blinks blue.</p> <p>Running Dio_Example_SJA1110 after after power-cycle of after reset button does not work.</p>
ARTD-141909	Bug	<p>[MEMACC][S32N 1.0.0] Memory section for _SEC_VAR_INIT_UNSPECIFIED is missing from MemAcc_Bswmd.arxml</p> <p>Detailed description (how to reproduce it): in the file ..\MemAcc_TS_T31D62M10I0R0\generate_PB\src\MemAcc_PBcfg.c below mention section is define,</p> <pre>[!IF "node:value(AutosarExt/MemAccMulticoreType3Support)="true"!][!// [!VAR "MemAccSection" = "_SEC_VAR_SHARED_INIT_UNSPECIFIED_NO_CACHEABLE"!][!// [!ELSE!][!// [!VAR "MemAccSection" = "_SEC_VAR_INIT_UNSPECIFIED"!][!// [!ENDIF!][!//</pre> <p>Observed behavior: Memory Section for "_SEC_VAR_INIT_UNSPECIFIED" is missing from MemAcc_Bswmd.arxml.</p> <p>Expected behavior: Memory Section for "_SEC_VAR_INIT_UNSPECIFIED" should be present in MemAcc_Bswmd.arxml.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Update MemAcc_Bswmd.arxml to contain memory Section for "_SEC_VAR_INIT_UNSPECIFIED".</p>
ARTD-142116	Bug	<p>[i2s] Generated headers cannot be built in case sensitive file systems</p> <p>Detailed description (how to reproduce it): Create S32DS Project from Example, configure the project with any valid configuration and generate the code. When building the project there will be errors since the path is invalid. In conclusion, the case sensitive issues are found in RTD drivers.</p> <p>See the slide attached.</p> <p>Preconditions: The host file system being used to build the sources is case-sensitive.</p>


ID	Subtype	Headline and Description
		<p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: When you build the project there will be errors since the path is invalid.</p> <p>Expected behavior: Generated sources can be build in case-sensitive systems.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Assume always that sources are building in a case-sensitive file system, therefore use the filename path in the C preprocessor includes directives with the same case as the actual filename path.</p> <p>Steps: # Create new folder "C:\NXPCaseSensitive" (or use the existing ones) now we call it as "working folder". # Run the below command on Windows PowerShell opened in administrator mode: "{*}Enable-WindowsOptionalFeature Online FeatureName Microsoft-Windows-Subsystem-Linux{*}". It takes few seconds and will prompt you to restart your computer. # After restarting, open the command prompt in administrator mode and run: "{*}fsutil.exe file SetCaseSensitiveInfo <YourDestinationFolder> enable{*}" where <YourDestinationFolder> is the folder to enable the case sensitive. # Install S32DS and RTD test environment into the above working folders (from step 1). # Ensure all subfolders inside working folder (from step 1) are renew (re-created, re-layout, re-generated,...) after step 3. Otherwise, we can use this command to enable case sensitive for all created subfolders and no need to renew them: "{(Get-ChildItem foldername Recurse Directory).Fullname ForEach-Object {fsutil file setCaseSensitiveInfo "\$_" enable}" # Smoke check by building a development test/examples.</p> <p>Hint: # To check the status of case sensitive for the folder: "fsutil.exe file {*}query{*}CaseSensitiveInfo <YourDestinationFolder>". # To disable the case sensitive: "fsutil.exe file {*}Set{*}CaseSensitiveInfo <YourDestinationFolder> {*}disable{*}". # We can enable the case sensitive only the folders that contain the information released to the customers: "../output/eclipse/plugins" folder and "../PlatformSDK_NPI" folders</p>
ARTD-142431	Bug	<p>[S32K3XX_S32M27x_5.0.0][SPI]: Can not update the parameters in SpiBaudrateConfig on EB with VariantPostBuild</p> <p>Detailed description (how to reproduce it):</p> <p>Users can not update these nodes with VariantPostBuild.</p> <p>!image-2024-07-31-17-57-18-355.png!</p> <p>!image-2024-07-31-15-32-11-325.png!</p> <p>Code generated:</p> <p>!image-2024-07-31-17-04-29-373.png!</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: Spi_TC_FCT_1001</p> <p>Observed behavior: Can not update the parametes in SpiBaudrateConfig on EB with VariantPostBuild.</p> <p>Expected behavior: The parameters in SpiBaudrateConfig must be update correctly on EB with VariantPostBuild.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-142537	Bug	<p>[MEM_INFLS] Generation error in MEM_43_INFLS module if using MEMACC not provided by NXP</p> <p>Detailed description (how to reproduce it): When user add MemAcc config which is not provided by NXP, into Mem_Infls project, they cannot generate code and face below error: !Error.png!</p> <p>MemAccMulticoreType3Support parameter is not present in User MemAcc.</p> <p>In NXP MemAcc this parameter is present under AutosarExt(under non AUTOSAR parameter)</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: Cannot generate code in EB Tresos</p> <p>Expected behavior: User can use their MemAcc, as long as it comply Autosar spec</p>

ID	Subtype	Headline and Description
		<p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Need to check if the node path exists before get value of MemAccMulticoreType3Support</p>
ARTD-142540	Bug	<p>[MEM_EXFLS] Generation error in MEM_43_INFLS module if using MEMACC not provided by NXP</p> <p>Detailed description (how to reproduce it): When user add MemAcc config which is not provided by NXP, into Mem_Exfls project, they cannot generate code and face below error:</p> <p>MemAccMulticoreType3Support parameter is not present in User MemAcc.</p> <p>In NXP MemAcc this parameter is present under AutosarExt(under non AUTOSAR parameter)</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: Cannot generate code in EB Tresos</p> <p>Expected behavior: User can use their MemAcc, as long as it comply Autosar spec</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Need to check if the node path exists before get value of MemAccMulticoreType3Support</p>
ARTD-142547	Bug	<p>[MEM_EEP]Cloned: Generation error in MEM_43_INFLS module if using MEMACC not provided by NXP</p> <p>Detailed description (how to reproduce it): When user add MemAcc config which is not provided by NXP, into Mem_Infls project, they cannot generate code and face below error: !Error.png!</p> <p>MemAccMulticoreType3Support parameter is not present in User MemAcc.</p> <p>In NXP MemAcc this parameter is present under AutosarExt(under non AUTOSAR parameter)</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: Cannot generate code in EB Tresos</p> <p>Expected behavior: User can use their MemAcc, as long as it comply Autosar spec</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Need to check if the node path exists before get value of MemAccMulticoreType3Support</p>
ARTD-142806	Bug	<p>[Mem_InFls] Can not access the functions Ftfc_Ip_ValidAddress when running CCOV</p> <p>Detailed description (how to reproduce it): Functions C40_Ip_ValidAddress, C40_Ip_ValidRangeAddress is used as parameter of C40_IP_DEV_ASSERT(); When running ccov this function do nothing so I can not access C40_Ip_ValidAddress .</p> <p>Preconditions: Functions C40_Ip_ValidAddress, C40_Ip_ValidRangeAddress is used as parameter of C40_IP_DEV_ASSERT(); When running ccov</p> <p>Test Case ID (internal TC that caught the defect) optional: IP_C40_TC_0001</p> <p>Observed behavior: !image-2024-08-02-17-32-13-502.png!!image-2024-08-02-17-33-46-055.png!!image-2024-08-02-17-34-38-669.png!</p> <p>Expected behavior: Access functions C40_Ip_ValidAddress, C40_Ip_ValidRangeAddress successfully when running ccov</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p>
ARTD-142896	Bug	<p>[S32K3XX_S32M27x_5.0.0] Missing VendorApilnfix in ECVD file</p>

ID	Subtype	Headline and Description
		<p>Detailed description (how to reproduce it): Checking the ECVD file on the S32DS config and the ECVD file when importing EPC from EB to S32DS</p> <p>Preconditions: DIO: PVT_DIO_S32K3XX_S32M27X_RTM_5.0.0_010 PORT: PVT_PORT_S32K3XX_S32M27X_RTM_5.0.0_011 DIO_ITG: PVT_TEST_DIO_S32K3XX_M27X_500_V34 PORT_ITG: PVT_TEST_PORT_S32K3XX_M27X_500_V30</p> <p>Test Case ID (internal TC that caught the defect) optional: Dio: Dio_TS_ECPD_001</p> <p>Observed behavior:</p> <p>Issue 1: Dio component Missing VendorApiInfix in ECVD file !image-2024-08-05-15-01-04-360.png!</p> <p>Issue 2: Port component</p> <p>SYNC_SIZE and SYNC_VALUE options appear together in VendorApiInfix (Port.component) !image-2024-08-05-14-44-37-988.png!</p> <p>Expected behavior: full VendorApiInfix information in ECVD file</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-143359	Bug	<p>[ICU]Generated headers cannot be built in case sensitive file systems</p> <p>Detailed description (how to reproduce it):</p> <p>Create S32DS Project from Example, configure the project with any valid configuration and generate the code. When building the project there will be errors since the path is invalid. In conclusion, the case sensitive issues are found in RTD drivers.</p> <p>See the slide attached.</p> <p>Preconditions: The host file system being used to build the sources is case-sensitive.</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: When you build the project there will be errors since the path is invalid.</p> <p>Expected behavior: Generated sources can be build in case-sensitive systems.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Assume always that sources are building in a case-sensitive file system, therefore use the filename path in the C preprocessor includes directives with the same case as the actual filename path.</p> <p>Steps: # Create new folder "C:\NXPCaseSensitive" (or use the existing ones) now we call it as "working folder". # Run the below command on Windows PowerShell opened in administrator mode: "(*)Enable-WindowsOptionalFeature Online FeatureName Microsoft-Windows-Subsystem-Linux(*)". It takes few seconds and will prompt you to restart your computer. # After restarting, open the command prompt in administrator mode and run: "(*)fsutil.exe file SetCaseSensitiveInfo <YourDestinationFolder> enable(*)" where <YourDestinationFolder> is the folder to enable the case sensitive. # Install S32DS and RTD test environment into the above working folders (from step 1). # Ensure all subfolders inside working folder (from step 1) are renew (re-created, re-layout, re-generated,...) after step 3. Otherwise, we can use this command to enable case sensitive for all created subfolders and no need to renew them: "(Get-ChildItem foldername Recurse Directory).Fullname ForEach-Object {fsutil file setCaseSensitiveInfo "\$_" enable}" # Smoke check by building a development test/examples.</p> <p>Hint: # To check the status of case sensitive for the folder: "fsutil.exe file (*)query(*)CaseSensitiveInfo <YourDestinationFolder>". # To disable the case sensitive: "fsutil.exe file (*)Set(*)CaseSensitiveInfo <YourDestinationFolder> (*)disable(*)". # We can enable the case sensitive only the folders that contain the information released to the customers: ".../output/eclipse/plugins" folder and ".../PlatformSDK_NPI>" folders</p>
ARTD-143423	Bug	<p>[MemAcc] Fix violations with Plugin Check</p> <p>Detailed description (how to reproduce it): There are duplicate UUID tags in xdm file: !image-2024-08-08-08-36-12-361.png!thumbnail!</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p>

ID	Subtype	Headline and Description
		<p>Observed behavior: NA</p> <p>Expected behavior: Fixed all violations</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Change UUID</p>
ARTD-143734	Bug	<p>[icu] Validation of partition reference should be OS version independent</p> <p>Detailed description (how to reproduce it):</p> <p>Some RTD drivers (Adc, Crc, Dio, Icu, Platform, Port, Pwm, Serdes) have the following check when [drv]MulticoreEnabled = 'true':</p> <pre><a:tst expr="count(text:grep(node:refs('ASPathDataOfSchema:/TS_T40D11M40I2R0/Os')/OsApplication/*/ OsAppEcucPartitionRef, .)) = 0" true="The ECUC partition must be defined in OS."/></pre> <p>RTD shall not validate references against a certain OS version. There can be any OS version, either in a Tresos compatible plugin format or not.</p> <p>Creating a dependency to a certain version will cause the following validation error:</p> <p>!https://jira.sw.nxp.com/secure/attachment/1295507/image-2023-11-27-16-04-31-321.png!</p> <p>Preconditions: [drv]MulticoreEnabled is set to 'true' and a correct configuration of the partition is done in OS.</p> <p>Test Case ID (internal TC that caught the defect) optional: none</p> <p>Observed behavior:</p> <p>The following drivers Adc, Crc, Dio, Icu, Platform, Port, Pwm, Serdes show validation error is Tresos even when a correct reference to a partition is configured.</p> <p>Expected behavior: No error should be caused if different OSes are used.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>Option 1) Change</p> <pre>node:refs('ASPathDataOfSchema:/TS_T40D11M40I2R0/Os')/OsApplication/*/OsAppEcucPartitionRef</pre> <p>To something like:</p> <pre>as:modconf('Os')[1]/OsApplication/*/OsAppEcucPartitionRef</pre> <p>as found in CAN.</p> <p>Option 2) Alternatively this check can be removed altogether since drivers should not be aware of Os partition configuration. The reason is simple: partition configuration is part of high level components like: Ecum, BSWM and RTE, all above driver level.</p>
ARTD-143714	Bug	<p>[gpt] Incorrect section memory for the variables</p> <p>Detailed description (how to reproduce it): As in [Driver]_Memmap.h, section memory xx_START_SEC_CONFIG_DATA_xx refers to the .mcval_const_cfg section, which is for constant value.</p> <p>However, in Gpt driver some variables are defined as a variable which is not a const type.</p> <p>for example in Gpt_lpww_PbCfg.c</p> <pre>#define GPT_START_SEC_CONFIG_DATA_UNSPECIFIED #include "Gpt_MemMap.h" Gpt_lpww_HwInstanceConfigType Gpt_lpww_HwInstanceConfig_PB_VS_0_P_EcucPartition_0[5U]= {... } Gpt_lpww_HwChannelConfigType Gpt_lpww_ChannelConfig_PB_VS_0_P_EcucPartition_0[8U]= {... } #define GPT_STOP_SEC_CONFIG_DATA_UNSPECIFIED #include "Gpt_MemMap.h"</pre>

ID	Subtype	Headline and Description
		<p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: NA</p> <p>Expected behavior: Correct section memory</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Need to add const for the variable for data configuration in generation file</p>
ARTD-143792	Bug	<p>[WDG] Code generation fails when WdgEnableMultiPartitionSupport node is enabled on S32CT</p> <p>Detailed description (how to reproduce it):</p> <p>Step 1: Create new project on S32DS with S32Z270/S32E278 derivative</p> <p>Step 2: Add Wdg and some dependencies to the project</p> <p>Step 3: Enable WdgEnableMultiCoreSupport node</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: Code generation fails when WdgEnableMultiCoreSupport node is enabled on S32CT !image-2023-08-16-14-41-28-664.png width=544,height=516!</p> <p>Expected behavior: Generate code successfully</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-144106	Bug	<p>[BaseNXP][General] Incompatible data type definitions</p> <p>Detailed description (how to reproduce it): Using SW32ZE_RTD_R21-11_2.0.0</p> <p>Preconditions:</p> <p>Observed behavior: BaseNXP causing compilation errors from GHS when there isn't NO_STD_INT_H defined. Definition of uint32 and uint32_t differs between stdint.h and Platform_Types.h. typedef uint32_t uint32; was removed from Platform_Types.h if using stdint.h. [Change introduced here]https://bitbucket.sw.nxp.com/projects/ARTD/repos/base/pull-requests/2004/diff#specific%2FS32ZSE%2Fwizard_data%2FPlatform_Types.h?f=190 There wasn't any communication from RTD team to dependent products (SAF) about the change. Dependency among software products is already in place, but not working. Now there are headers using uint32_t and other source code using uint32 which are not compatible causing errors even in RTD itself.</p> <p>Details: GHS stdint.h defines uint32_t as unsigned int Platform_Types.h defines uint32 as unsigned long (CPU_TYPE_32) Can't mix long and int without errors. [Explicit casting as introduced in the release]https://bitbucket.sw.nxp.com/projects/ARTD/repos/adccommits/12e963e16b54bb3912b63cc609f27c8036c90ee9#ip%2FIP_ADC_SAR%2Finclude%2FAdc_Sar_Ip_HwAccess.h to mitigate this error is not solution rather than workaround.</p> <p>Expected behavior: Compilation for all supported compilers works without errors.</p> <p>Proposed solution optional: There are several possibilities: Revert autosar data types definitions using compiler data types as before. ({+}typedef uint32_t uint32;{+}) Use only autosar data types across all source files and header files. Change definition of autosar data types to match compiler definitions. Compiler-dependent definitions.</p>
ARTD-144186	Bug	<p>[S32K3XX_S32M27x_5.0.0][I2S]: Mismatch between ebt and ds configuration</p> <p>Detailed description (how to reproduce it):</p>

ID	Subtype	Headline and Description
		<p>There are mismatch between ebt and ds configuration</p> <p>Preconditions: SaiSampleRate = 0 in EBT and SaiSampleRate = 0 in DS [...]</p> <p>Test Case ID (internal TC that caught the defect) optional: I2s_TS_COT_004</p> <p>Observed behavior: There is not mismatch between ebt and ds configuration</p> <p>Expected behavior: There are mismatch between ebt and ds configuration</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-144548	New Feature	<p>[S32K1][gpt] [IMPLEMENTATION] R21-11 Multicore Concept changes - multipartition vs multicore</p> <p>CR description:</p> <p>Add support for multi-partition support according to [AUTOSAR_EXP_BSWDistributionGuide.pdf R21-11][https://nxp1.sharepoint.com/:b:/r/sites/Zebra/Shared%20Documents/Documents/Standards/AutosarR21-11/BSWGeneral/AUTOSAR_EXP_BSWDistributionGuide.pdf?csf=1&web=1&e=OrlE69]</p> <p>Implementation requested on driver :</p> <ul style="list-style-type: none"> # Drivers must have the configuration structures implemented based on the number of partitions and not the number of cores. # Drivers must replace the existing call of '{_}Oslf_GetCoreID({_})' by '{_}Oslf_GetUserId({_})'. # Drivers must have in the configuration structures the referenced Ecuc Partition. # Drivers must replace existing '{_}coreID({_})' check to '{_}userId({_})' check. # Example(s) must be updated and this shall be seen as an input for future definition on Platform Base Bundle configuration. # Single core constraints which don't allow enabling the multi-core (multi-partition) on one core must be removed from driver. # Update label and description of "{_}Multicore Support Enable({_})" node to "{_}MultiPartition Support Enable({_})" <p>reference implementation(s) : ARTD-97002</p> <p>{_}*Proposed Solution*{_}:</p> <p>The issue was partially integrated by [ARTD-154091][https://jira.sw.nxp.com/browse/ARTD-154091]; The calls of '{_}Oslf_GetCoreID({_})' function should be also replaced by '{_}Oslf_GetUserId({_})'</p>
ARTD-144825	Bug	<p>[otp] Generated headers cannot be built in case sensitive file systems</p> <p>Detailed description (how to reproduce it):</p> <p>Create S32DS Project from Example, configure the project with any valid configuration and generate the code. When building the project there will be errors since the path is invalid. In conclusion, the case sensitive issues are found in RTD drivers.</p> <p>See the slide attached.</p> <p>Preconditions: The host file system being used to build the sources is case-sensitive.</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: When you build the project there will be errors since the path is invalid.</p> <p>Expected behavior: Generated sources can be build in case-sensitive systems.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Assume always that sources are building in a case-sensitive file system, therefore use the filename path in the C preprocessor includes directives with the same case as the actual filename path.</p> <p>Steps:</p> <ul style="list-style-type: none"> # Create new folder "C:\NXPCaseSensitive" (or use the existing ones) now we call it as "working folder". # Run the below command on Windows PowerShell opened in administrator mode: "(*)Enable-WindowsOptionalFeature Online FeatureName Microsoft-Windows-Subsystem-Linux(*)". It takes few seconds and will prompt you to restart your computer. # After restarting, open the command prompt in administrator mode and run: "(*)fsutil.exe file SetCaseSensitiveInfo <YourDestinationFolder> enable(*)" where <YourDestinationFolder> is the folder to enable the case sensitive. # Install S32DS and RTD test environment into the above working folders (from step 1). # Ensure all subfolders inside working folder (from step 1) are renew (re-created, re-layout, re-generated,...) after step 3. <p>Otherwise, we can use this command to enable case sensitive for all created subfolders and no need to renew them: "(Get-ChildItem foldername Recurse Directory).FullName ForEach-Object {fsutil file setCaseSensitiveInfo "\$_" enable}"</p> <p># Smoke check by building a development test/examples.</p> <p>Hint:</p>

ID	Subtype	Headline and Description
		<p># To check the status of case sensitive for the folder: "fsutil.exe file {*}query{*}CaseSensitiveInfo <YourDestinationFolder>".</p> <p># To disable the case sensitive: "fsutil.exe file {*}Set{*}CaseSensitiveInfo <YourDestinationFolder> {*}disable{*}".</p> <p># We can enable the case sensitive only the folders that contain the information released to the customers: "../output/eclipse/plugins" folder and "../PlatformSDK_<NPI>" folders</p>
ARTD-145349	Bug	<p>[UART] Return value of LPUART_Ip AbortReceivingData API is incorrect</p> <p>Detailed description (how to reproduce it): When the transmission data is completed, the receive data buffer or fifo is empty. After that, we call the abort API, the status need to return is abort, not timeout (the example is in the ticket ARTD-136885)</p> <p>Preconditions: The data size for TX is small than the data size for RX</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: Return value of LPUART_Ip AbortReceivingData API is incorrect (timeout) in this case</p> <p>Expected behavior: Return value of LPUART_Ip AbortReceivingData API is abort in this case</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Update condition of the LPUART_Ip AbortReceivingData API to return value correctly</p>
ARTD-145372	New Feature	<p>[PLATFORM] System_Ip_DeviceRegisters static code should be replaced by generated code</p> <p>NewWorkDescription: Currently, System_Ip_DeviceRegisters is static code which define FPU features for each specific NPI. That definition should be generated base on derivative in resource. To make code more optimal , we should not use specific NPI conditional compilation in source code (ex: <code>#if defined(S32K116)</code>) . thumbnail!</p> <p>Requirement source: NA (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Remove System_Ip_DeviceRegisters.h Add FPU feature definition in System_Ip_CfgDefines.h Use M4 to exclude other platforms in System_Ip_CfgDefines.h file</p>
ARTD-145634	Bug	<p>[AE] [S32K3_M27x 5.0.0]: Frame counter issues</p> <p>Detailed description (how to reproduce it): Issue 1: if a fault occurs, the Framecount in GHS will be reset but with the current implementation, the variable Aec_Ip_u32FrameCounter is not reset. Frame Count Error will be raised and the program will jump to Frame Count callback (if enabled) in every SPI read or write. In my point of view, this is not an expected behavior or we shall provide an option on configuration interface (EB/CT) for users to decide to reset Aec_Ip_u32FrameCounter or not</p> <p>Issue 2: After a Frame Count Fault is raised and handled, Aec_Ip_u32FrameCounter and Frame Count in GHS should be the same (The same as clearing the interrupt flag). If not, the program will jump to callback in every SPI read/write and the next fault can not be handled.</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: [Ae_TC_FCT_0501]https://bitbucket.sw.nxp.com/projects/ARTD/repos/test_ae/browse/generic/src/Ae_TC_FCT_0501.c</p> <p>Observed behavior: Aec_Ip_u32FrameCounter is not reset after faults occur</p> <p>Expected behavior: Aec_Ip_u32FrameCounter is reset after faults occur</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-145686	Bug	<p>[MemAcc] Can't release resource when cancel a job that in suspending state</p> <p>Detailed description (how to reproduce it): when a job in state suspending, i call Memacc cancel. after that, i call other job, but job state just in starting, i can't change it to processing. The program can't continue to operate.</p> <p>Preconditions: job in suspending</p> <p>Test Case ID (internal TC that caught the defect) optional: MemAcc_TC_313</p> <p>Observed behavior: job call after cancel not working</p>

ID	Subtype	Headline and Description
		<p>Expected behavior: job call after cancel can working normal</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-145689	Bug	<p>[MemAcc]: Job with higher priority executed after lower priority job in state retry</p> <p>Detailed description (how to reproduce it): job with lower priority in state retry call job with higher priority call main func</p> <p>Preconditions: job with lower priority in state retry</p> <p>Test Case ID (internal TC that caught the defect) optional: MemAcc_TC_334</p> <p>Observed behavior: job with higher priority executed after lower priority job</p> <p>Expected behavior: job with lower priority executed after higher priority job</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-145727	Bug	<p>[MCL] Fix 8.4 misra violations rule</p> <p>Detailed description (how to reproduce it): Fix 8.4 misra violations rule because Mcl is not in comment case</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: N/A</p> <p>Expected behavior: N/A</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Add extern for all 8.4 violations</p>
ARTD-145792	Bug	<p>[BASE] Osif_Software_Semaphore.c build fail with ARM_A64_ARCH</p> <p>Detailed description (how to reproduce it): Build project used BaseNxp with Resource is ARM_A64_ARCH and compiler is: gcc-9.2-arm64-eabi</p> <p>Preconditions:</p> <p>Test Case ID (internal TC that caught the defect) optional: Base_TS_COT_106</p> <p>Observed behavior: Project build fail with error as following figure: !screenshot-1.png!thumbnail! Also note that base has requirement related to ARM_A64_ARCH CPR_RTD_00576.base Base shall support ARMv8 architecture. Rationale:Base is a dependency for NXP SW products., therefore support for 32bit and 64bit is required.</p> <p>Expected behavior: BaseNxp can be built pass with ARM_A64_ARCH</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p>
ARTD-145817	Bug	<p>[MEMACC] Memory section for _SEC_VAR_INIT_UNSPECIFIED is missing from MemAcc_Bswmd.arxml - Follow up</p> <p>Detailed description (how to reproduce it):</p>

ID	Subtype	Headline and Description
		<p>In the file ..\MemAcc_TS_T31D62M10I0R0\generate_PB\src\MemAcc_PBcfg.c</p> <p>below mention section is define,</p> <pre> [!IF "node:value(AutosarExt/MemAccMulticoreType3Support)"="true"!][!// [!VAR "MemAccSection" = "_SEC_VAR_SHARED_INIT_UNSPECIFIED_NO_CACHEABLE"!][!// [!ELSE!][!// [!VAR "MemAccSection" = "_SEC_VAR_INIT_UNSPECIFIED"!][!// [!ENDIF!][!// </pre> <p>Consider merging all changes from this pull request into the develop branch:</p> <p>[Pull Request #300: [ARTD-141909] Memory section for SEC_VAR_INIT_UNSPECIFIED is missing from MemAcc_Bswmd.arxml NXP Bitbucket[https://bitbucket.sw.nxp.com/projects/ARTD/repos/memacc/pull-requests/300/overview]</p> <p>Observed behavior: Memory Section for "_SEC_VAR_INIT_UNSPECIFIED" is missing from MemAcc_Bswmd.arxml.</p> <p>Expected behavior: Memory Section for "_SEC_VAR_INIT_UNSPECIFIED" should be present in MemAcc_Bswmd.arxml.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Update MemAcc_Bswmd.arxml to contain memory Section for "_SEC_VAR_INIT_UNSPECIFIED".</p>
ARTD-146586	New Feature	<p>[IMPLEMENTATION] S32K3: Async vs Sync Mode on Spi Driver</p> <p>The S32K3 SPI driver that we provide is supposed to be Level 2 AUTOSAR compliant</p> <p>!MicrosoftTeams-image.png width=532,height=141!</p> <p>Level 2 means that the controller can handle both asynchronous and synchronous transmissions. However, this is partially true with our S32K3 SPI driver, as we can handle asynchronous and synchronous transmissions as long as we set two different SPI channels.</p> <p>Don't be confused with the mechanism. One thing is the mode (asynchronous or synchronization) and another thing is the mechanism (polling or interrupt). The problem is with the mode, not in the mechanism.</p> <p>In summary, SPI driver can handle 3 modes: Sync Mode Async Mode Interrupt Async Mode Polling</p> <p>However, with the current driver implementation: If SPI0 is configured in Sync Mode... we cannot use the AsyncTransmit() function If SPI0 is configured in Async Mode... we can do both interrupt and polling in runtime. But we cannot use SyncTransmit() function</p> <p>The reason why... is because of the SpiPhyUnitSync parameter in Tresos/ConfigTools. When the user calls the function Spi_AsyncTransmit() or Spi_SyncTransmit().... there is a check in the functions to see if the channel is configured as Sync or Async. This is preventing the customer for using Async and Sync calls on the same SPI channel</p> <p>!image.png width=538,height=197!</p> <p>The request/update is to remove the SpiPhyUnitSync parameter as this is obsolete since Autosar 4.3</p> <p>!image (1).png width=479,height=341!</p>
ARTD-148103	Bug	<p>[S32K1] ADC Interleave: PTB13 when configure ADC signals always configure interleave feature</p> <p>Detailed description (how to reproduce it):</p> <p>In situation that configure with PTC0 mode adc0_se8 and PTB13 mode adc1_se8 (SIM_CHIPCTL = 0), mean NO Interleave:</p> <p>!image-2024-09-20-20-02-07-505.png width=408,height=302!</p> <p>But in the Pins Tool was throw an error when configure both PTC0 and PTB13:</p> <p>!image-2024-09-20-20-03-27-946.png!</p> <p>Preconditions:</p> <p>Test Case ID (internal TC that caught the defect) optional: None</p> <p>Observed behavior:</p> <p>Error with the configuration tool</p> <p>Expected behavior:</p> <p>Can configure between use Interleave feature or not.</p>

ID	Subtype	Headline and Description
		<p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: None</p>
ARTD-148429	Bug	<p>S32K1xx RTD drivers - Lptmr_Gpt_Ip.h header file bug</p> <p>Detailed description (how to reproduce it): [Lptmr_Gpt_Ip.h header file can not work during C implementation.]</p> <p>Preconditions: [C implementation and LPTMR_GPT_IP_USED is STD_OFF]</p> <p>Test Case ID (internal TC that caught the defect) optional: [None]</p> <p>Observed behavior: [build ha[Lptmr_Gpt_Ip header file bug RTD200.pptx]s error]</p> <p>Expected behavior: [None]</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Complete the extern "C" { ... } block properly according to the description from the attached file</p>
ARTD-148524	New Feature	<p>[platform] [IMPLEMENTATION] R21-11 Multicore Concept changes - multipartition vs multicore</p> <p>CR description:</p> <p>Add support for multi-partition support according to [AUTOSAR_EXP_BSWDistributionGuide.pdf R21-11][https://nxp1.sharepoint.com/:b:/r/sites/Zebra/Shared%20Documents/Documents/Standards/AutosarR21-11/BSWGeneral/AUTOSAR_EXP_BSWDistributionGuide.pdf?csf=1&web=1&e=OrIE69]</p> <p>Implementation requested on driver :</p> <ul style="list-style-type: none"> # Drivers must have the configuration structures implemented based on the number of partitions and not the number of cores. # Drivers must replace the existing call of OsIf_GetCoreID to OsIfGetUserID. # Drivers must have in the configuration structures the referenced Ecuc Partition. # Drivers must replace existing core_id check to partition_id check. # Example(s) must be updated and this shall be seen as an input for future definition on Platform Base Bundle configuration. # Single core constraints which don't allow enabling the multicore (multipartition) on one core must be removed from driver. # Update label and description of "{_}Multicore Support Enable" node to "{_}MultiPartition Support Enable"_{_} <p>reference implementation(s) : ARTD-97002</p>
ARTD-148861	Bug	<p>[base] Fix remaining code violation rule 29</p> <p>Detailed description (how to reproduce it): All violations and analysis in ARTD-147064 Code review Rule[Issue][Effort][Implementation] Rule 29 Local variables and function parameters do not follow the coding convention (almost)[8h]SAF85-SAF86-S32R41 next release</p> <p>Preconditions: All violations and analysis in ARTD-147064</p> <p>Test Case ID (internal TC that caught the defect) optional: ARTD-147064</p> <p>Observed behavior: Some violations in code design checklist</p> <p>Expected behavior: All violations should be fixed</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Fix violations</p>
ARTD-149548	Bug	<p>[GPT] Missing SRtc_Ip_Types.h header file when using SRtc in IP layer</p> <p>Detailed description (how to reproduce it): Customer add SRtc in IP layer</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: When compile the project, error of missing SRtc_Ip_Types.h is reported.</p>

ID	Subtype	Headline and Description
		<p>!image-2024-10-03-14-43-25-077.png!</p> <p>This file should be copied from RTD package source to the folder name "RTD/Include" in DS project, but i can't see it.</p> <p>When i add GPT in MCAL layer, then the header files got copied.</p> <p>!image-2024-10-03-14-45-15-823.png!</p> <p>But customer don't wanna use GPT in MCAL.</p> <p>Expected behavior: Adding SRtc and be able to use it in IP layer, the SRtc IP header files be copied correctly.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-149585	Bug	<p>[mcu] Generated headers cannot be built in case sensitive file systems</p> <p>Detailed description (how to reproduce it):</p> <p>Create S32DS Project from Example, configure the project with any valid configuration and generate the code. When building the project there will be errors since the path is invalid. In conclusion, the case sensitive issues are found in RTD drivers.</p> <p>See the slide attached.</p> <p>Preconditions: The host file system being used to build the sources is case-sensitive.</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: When you build the project there will be errors since the path is invalid.</p> <p>Expected behavior: Generated sources can be build in case-sensitive systems.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Assume always that sources are building in a case-sensitive file system, therefore use the filename path in the C preprocessor includes directives with the same case as the actual filename path.</p> <p>Steps: # Create new folder "C:\NXPCaseSensitive" (or use the existing ones) now we call it as "working folder". # Run the below command on Windows PowerShell opened in administrator mode: "(*)Enable-WindowsOptionalFeature Online FeatureName Microsoft-Windows-Subsystem-Linux(*)". It takes few seconds and will prompt you to restart your computer. # After restarting, open the command prompt in administrator mode and run: "(*)fsutil.exe file SetCaseSensitiveInfo <YourDestinationFolder> enable(*)" where <YourDestinationFolder> is the folder to enable the case sensitive. # Install S32DS and RTD test environment into the above working folders (from step 1). # Ensure all subfolders inside working folder (from step 1) are renew (re-created, re-layout, re-generated,...) after step 3. Otherwise, we can use this command to enable case sensitive for all created subfolders and no need to renew them: "(Get-ChildItem foldername Recurse Directory).Fullname ForEach-Object {fsutil file setCaseSensitiveInfo "\$_" enable}" # Smoke check by building a development test/examples.</p> <p>Hint: # To check the status of case sensitive for the folder: "fsutil.exe file (*)query(*)CaseSensitiveInfo <YourDestinationFolder>". # To disable the case sensitive: "fsutil.exe file (*)Set(*)CaseSensitiveInfo <YourDestinationFolder> (*)disable(*)". # We can enable the case sensitive only the folders that contain the information released to the customers: ".../output/eclipse/plugins" folder and ".../PlatformSDK_<NPI>" folders</p>
ARTD-149656	Bug	<p>[spi] Generated headers cannot be built in case sensitive file systems</p> <p>Detailed description (how to reproduce it):</p> <p>Create S32DS Project from Example, configure the project with any valid configuration and generate the code. When building the project there will be errors since the path is invalid. In conclusion, the case sensitive issues are found in RTD drivers.</p> <p>See the slide attached.</p> <p>Preconditions: The host file system being used to build the sources is case-sensitive.</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: When you build the project there will be errors since the path is invalid.</p> <p>Expected behavior: Generated sources can be build in case-sensitive systems.</p>

ID	Subtype	Headline and Description
		<p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Assume always that sources are building in a case-sensitive file system, therefore use the filename path in the C preprocessor includes directives with the same case as the actual filename path.</p> <p>Steps: # Create new folder "C:\NXPCaseSensitive" (or use the existing ones) now we call it as "working folder". # Run the below command on Windows PowerShell opened in administrator mode: "(*)Enable-WindowsOptionalFeature Online FeatureName Microsoft-Windows-Subsystem-Linux(*)". It takes few seconds and will prompt you to restart your computer. # After restarting, open the command prompt in administrator mode and run: "(*)fsutil.exe file SetCaseSensitiveInfo <YourDestinationFolder> enable(*)" where <YourDestinationFolder> is the folder to enable the case sensitive. # Install S32DS and RTD test environment into the above working folders (from step 1). # Ensure all subfolders inside working folder (from step 1) are renew (re-created, re-layout, re-generated,...) after step 3. Otherwise, we can use this command to enable case sensitive for all created subfolders and no need to renew them: "(Get-ChildItem foldername Recurse Directory).FullName ForEach-Object {fsutil file setCaseSensitiveInfo "\$_" enable}" # Smoke check by building a development test/examples.</p> <p>Hint: # To check the status of case sensitive for the folder: "fsutil.exe file {(*)}query{(*)}CaseSensitiveInfo <YourDestinationFolder>". # To disable the case sensitive: "fsutil.exe file {(*)}Set{(*)}CaseSensitiveInfo <YourDestinationFolder> {(*)}disable{(*)}". # We can enable the case sensitive only the folders that contain the information released to the customers: ".\output/eclipse/plugins" folder and ".\PlatformSDK_<NPI>" folders</p>
ARTD-151012	Bug	<p>[I2C] Missing macro I2C_CTRL_HS_MODE_AVAILABLE on HLD layer</p> <p>Detailed description (how to reproduce it):</p> <p>Run test I2C_TS_0999</p> <p>Preconditions: Macro use to guard High Speed Mode on HLD layer are guarding by IPV macro. But with this implement it will impact to another platform if it doesn't use this IPV. It should replace by macro on HLD layer. According SAF platform it already updates in the PR: [Pull Request #968: [ARTD-147562] [SAF8X R41 3.0.0][I2C]: Tresos and DS Examples part 2 NXP Bitbucket][https://bitbucket.sw.nxp.com/projects/ARTD/repos/I2C/pull-requests/968/overview].</p> <p>Test Case ID (internal TC that caught the defect) optional: I2C_TS_0999 and test case from testing side</p> <p>Observed behavior: Macro use to guard High Speed Mode on HLD layer are guarding by IPV macro.</p> <p>Expected behavior: Using macro on HLD layer to guard High Speed mode on HLD layer.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-151300	Bug	<p>[ADC] Generation of some defines in precompile files is based on variant-aware nodes</p> <p>Detailed description (how to reproduce it): Need to check all defines which generated in precompile files but value obtained from variant-aware nodes (E.g: CTU_IP_FIFO_DMA_RAW_EN or AdcGroup_0_AdcChannel_1 symbolic names)</p> <p>Preconditions: Using test with VARIANT_NO > 1</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: the CTU_IP_FIFO_DMA_RAW_EN might be = OFF for all variants (if last variant in EB or first variant in CT = false)</p> <p>Expected behavior: defines which generated in precompile file shouldn't obtain value from variant-aware node</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-151605	New Feature	<p>[IMPLEMENTATION] [adc] PDB should be used in conjunction only with ADC for triggering conversions and interrupt generation</p> <p>CR description:_*</p> <p>In the current RTD architecture design for S32M24x hardware parts, PDB will not be able to generate an interrupt delay and an ADC trigger conversion for the same PDB instance. In motor control applications, the PDB should be able to generate triggers for ADC in order to measure currents required for motor control algorithms and also to generate an interrupt at the value specified by interrupt delay register(PDB-IDLY). In general, this interrupt is used to update at runtime the PDB pretrigger delay values for ADC conversion to acquire new data for 3 phase currents reconstruction measurement. Also, the PDB peripheral is not an independent component; it can be used just in conjunction with ADC peripheral to trigger ADC conversions at specific timing.</p>

ID	Subtype	Headline and Description
		<p>Reason for this change:</p> <p>Flexibility of PDB configuration to trigger ADC conversion for motor control applications.</p> <p>The customers working on motor control applications should be able to:</p> <ul style="list-style-type: none"> Enable/Disable Interrupt generation for a PDB instance used to trigger ADC conversions; Configure the PDB interrupt callback; Set the Interrupt delay value when the PDB interrupt is generated. <p>Use-case:</p> <p>The most important use-case is the single-shunt motor control application which can be implemented using S32M24X-L/C064EVB.</p> <p>In the following picture is the timing diagram for this kind of motor control use-case.</p> <p>!image-2024-04-02-09-56-55-980.png!</p> <p>It can be seen that the PDB interrupt is used to enable FTM3 init trigger for ADC conversions and also to update the PDB pretrigger delay values that are dynamically set to acquire data for 3 phase current reconstruction algorithm.</p>
ARTD-151853	Bug	<p>[Platform] Trust function is not include in header file</p> <p>Detailed description (how to reproduce it):</p> <p>There are 3 errors:</p> <p>No1: This funtion is in trusted header but don't found in other file trusted_header trusted_call: NOK Mpu_M7_Ip_GetErrorDetails</p> <p>No2: This list function have in driver code but don't found in trusted header file trusted_call trusted_header: NOK Mpu_M7_Ip_GetErrorRegisters System_Ip_ConfigIrq System_Ip_SetAhbSlavePriority</p> <p>!image-2024-10-23-14-48-37-085.png!</p> <p>No3: This funtions is declare with scope static</p> <p>Mpu_M7_Ip.c: Mpu_M7_Ip_GetErrorRegisters, scope: static</p> <p>Preconditions: MPU M7 IP</p> <p>System_Ip IP</p> <p>Test Case ID (internal TC that caught the defect) optional: Platform_TS_COT_TRUST_002</p> <p>Observed behavior:</p> <p>function have in driver but not found in trusted header</p> <p>Expected behavior:</p> <p>Trusted functions in the plugin have been included in the trusted header file</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Mpu_M7_Ip_GetErrorRegisters() should be declare in the trusted header file</p>
ARTD-152215	Bug	<p>S32K1XX - Period for TimingEvent_MainFunction should be higher than 0</p> <p>Detailed description (how to reproduce it):</p> <p>In MemAcc_Bswmd.xml, Mem_43_EEP_Bswmd.xml, Mem_43_EXFLS_Bswmd.xml and Mem_43_INFLS_Bswmd.xml PERIOD for TimingEvent_MainFunction is set to 0. According to Autosar's requirements value should be higher than 0.</p> <p>!image-2024-10-21-13-42-09-907.png!</p> <p>Preconditions: [constr_2031] Period of TimingEvent shall be greater than 0 d The value of the attribute period of TimingEvent shall be greater than 0.</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: as Detailed description</p> <p>Expected behavior: as Preconditions</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p>

ID	Subtype	Headline and Description
		Proposed solution optional: N/A
ARTD-152231	Bug	[UART] The path reference to MCL is incorrect in configuration file (epd) Detailed description (how to reproduce it): Customers (using epd) cannot connect to the DMA channel when the path reference to MCL (right in capture) is incorrect as below: !image-2024-10-21-14-42-08-725.png! Preconditions: NA Test Case ID (internal TC that caught the defect) optional: NA Observed behavior: DMA channel can not be configured Expected behavior: DMA channel can be configured Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [....]
ARTD-152550	New Feature	S32M24xC doesn't support in S32DS Pins tool NewWorkDescription: Package S32K1_S32M24x Real-Time Drivers Version 2.0.0 doesn't support S32M24x{color:#de350b}*C* {color:#172b4d}in S32DS Pins tool. There're 2 series S32M24XL and S32M24xC described in S32M24X_IOMUX.xlsx, and it has some slight difference in Pinout: !image-2024-10-23-14-44-09-347.png! !image-2024-10-23-14-44-34-247.png! !https://community.nxp.com/t5/image/serverpage/image-id/303989i34F5D177C9C037E4/image-dimensions/688x643?v=v2! Requirement source: N/A (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: In S32DS Pins tool, user can able to select S32M24XL or S32M24XC in switch processor feature
ARTD-152542	Bug	[Base] Trust function is not include in trusted header file Detailed description (how to reproduce it): {*}1. Oslf_Interrupts_ResumeAllInterrupts(*): function is in driver file but not found in trusted header file (currently included in Oslf_Internal.h) {*}2. Oslf_Interrupts_SuspendAllInterrupts(*): function is in driver file but not found in trusted header file !image-2024-10-23-13-57-10-224.png! {*}3. Oslf_Timer_System_Internal_GetCounter(*): function is in driver file but not found in trusted header file (currently included in Oslf_Timer_System_Internal_GenericTimer.h and Oslf_Timer_System_Internal_Systick.h) {*}4. Oslf_Timer_System_Internal_GetElapsed(*): function is in driver file but not found in trusted header file (currently included in Oslf_Timer_System_Internal_GenericTimer.h and Oslf_Timer_System_Internal_Systick.h) {*}5. Oslf_Timer_System_Internal_Init(*): function is in driver file but not found in trusted header file (currently included in Oslf_Timer_System_Internal_GenericTimer.h and Oslf_Timer_System_Internal_Systick.h) !image-2024-10-23-14-03-16-998.png! !image-2024-10-23-14-03-38-927.png! {*}6. Sys_EL1ResumeInterrupts(*): function is declared in Oslf_Internal.h and and trusted function call here, not found in trusted header file {*}7. Sys_EL1SuspendInterrupts(*): function is declared in Oslf_Internal.h and and trusted function call here, not found in trusted header file {*}8. Sys_GetCoreID(*): function is declared in Oslf_Internal.h and and trusted function call here, not found in trusted header file !image-2024-10-23-14-09-54-697.png! !image-2024-10-23-14-13-33-153.png! !image-2024-10-23-14-14-35-777.png! {*}9. k_cycle_get_32(*): is define in Oslf_Timer_System.c and call buy trusted function in here, not found in trusted header file !image-2024-10-23-14-18-41-536.png! Preconditions: NA Test Case ID (internal TC that caught the defect) optional: Base_TS_COT_TRUST_001 Observed behavior: Trust function is not include in trusted header file Expected behavior: Trust function is include in trusted header file

ID	Subtype	Headline and Description
		<p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Include Trust function in trusted header file</p>
ARTD-152839	New Feature	<p>I2S Flexio clock polarity must be configurable</p> <p>NewWorkDescription: For Flexio i2s, the clock polarity is fixed in driver code.</p> <p>We received a complaint that our driver does not communicate with certain devices with positive clock polarity in i2s and there was nothing to do about it.</p> <p>Requirement source: Customer (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Add option in Flexio configuration to reverse clock polarity</p>
ARTD-153134	Bug	<p>[MCU] Warning and Build failures</p> <p>Detailed description (how to reproduce it): The errors are detected on K3XX and they impact on other platforms !image-2024-10-29-10-25-58-165.png!image-2024-10-29-16-00-35-649.png!</p> <p>Preconditions: EB,CT</p> <p>Test Case ID (internal TC that caught the defect) optional: MCU_TS_056</p> <p>Observed behavior: Build failed</p> <p>Expected behavior: Build passes</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-154308	Bug	<p>[RTD_TRAIN_PILOT][LIN] Different number arguments of Flexio_Lin_Ip_IrqHandler function at source and header</p> <p>Detailed description (how to reproduce it): [By tag LIN_144, missing argument uint8 HwInstance at header file</p> <p>Flexio_Lin_Ip.c: !image-2024-11-07-14-41-19-288.png!</p> <p>Flexio_Lin_Ip_Irq.h: !image-2024-11-07-14-41-37-984.png!</p> <p>Beside that, different type of variable {(*)Base{(*)}} [({(*)FLEXIO_Type }}) when assign to Flexio_Lin_Ip_apxBases (const FLEXIO_Type) !image-2024-11-07-15-10-56-451.png!</p> <p>]</p> <p>Preconditions: [Use FlexIO]</p> <p>Test Case ID (internal TC that caught the defect) optional: [Lin_TS_100]</p> <p>Observed behavior: [Build fail due to incompatible function !image-2024-11-07-14-44-47-186.png!]</p> <p>Expected behavior: [N/A]</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [Update argument at header file:</p> <p>void Flexio_Lin_Ip_IrqHandler(uint8 ShifterIndex, uint8 ShifterMaskFlag, uint8 ShifterErrorMaskFlag); ></p> <p>void Flexio_Lin_Ip_IrqHandler({(*)uint8 HwInstance{(*)}, uint16 ShifterIndex, uint16 ShifterMaskFlag, uint16 ShifterErrorMaskFlag)]</p>
ARTD-154369	New Feature	<p>[mcu] Add support for CMU variation and latency (code + tresos).</p>

ID	Subtype	Headline and Description
		<p>NewWorkDescription: Add support for CMU variation and latency. Add support in code and tresos.</p> <p>Requirement source:</p> <p>Proposed solution optional:</p>
ARTD-154541	Bug	<p>[PORT] VSMD error comment for rule TpsEcuc_08033 must be updated following the Safety findings</p> <p>Detailed description (how to reproduce it): Regarding the comment from SA inside this ticket: https://jira.sw.nxp.com/browse/ARTD-154402</p> <p>There was a discussion with Mihai M. and SA, we agreed that the justification/comment now have to be updated:</p> <p>From:</p> <p>Requirement ECUC_PORT_00130 was rejected (on AAI-192) because it states that the PortPinMode attribute in the Port.xdm has multiplicity 1..*, meaning that it should have been implemented as a list, where the user can select more than one mode for a given pin. In RTD's Port driver plugin implementation, the PortPinMode is defined as an enumeration, allowing the user to select only one value for the pin's mode.</p> <p>To:</p> <p>Requirement ECUC_PORT_00130 was rejected (on AAI-192) because it states that the PortPinMode attribute in the Port.xdm has multiplicity 1..*, meaning that it should have been implemented as a list, where the user can select more than one mode for a given pin. In RTD's Port driver plugin implementation, the PortPinMode is defined as an enumeration, allowing the user to select only one value for the pin's mode. Post build variant multiplicity can be set to true, as requested by AUTOSAR, only for lists or optional fields. Since PortPinMode is not implemented as a list, as explained, the post build variant multiplicity has to be set to false.</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: The justification/comment is not covering all the cases from error message (missing covering for Post build variant multiplicity)</p> <p>Expected behavior: The justification/comment will have to cover all cases.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Update VSMD comments, regenerate VSMD reports for all platforms</p>
ARTD-154681	Bug	<p>[PWM][TRAINS] Generate failed due to missing some attributes in resources</p> <p>Detailed description (how to reproduce it): Missing resource for S32K1XX, S32M244 When generate test on derivative S32K148,S32M244 !image-2024-11-11-13-51-26-320.png!width=550,height=486!</p> <p>Preconditions: Derivative S32K148, S32M244 Release RTD_Trains</p> <p>Test Case ID (internal TC that caught the defect) optional: Pwm_TS_000</p> <p>Observed behavior: Test fail at gen</p> <p>Expected behavior: Test gen build pass</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-154753	New Feature	<p>[ADC] Implement of the configurable user gain and offset requirements</p> <p>NewWorkDescription: The HDL function Adc_SetUserGainAndOffset and the IPL counterpart functions should be added to K1 for changing the user gain and offset.</p> <p>Requirement source: CPR_RTD_01124.adc CPR_RTD_01123.adc (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional:</p>

ID	Subtype	Headline and Description
		[...]
ARTD-155051	Bug	<p>[S32M2] [2.0.0 P04] CanTrcv Example has errors in S32CT and maybe others(DPGA)</p> <p>In the P04, the examples delivered with the RTD targeting CAN, DPGA have errors in the S32CT configurations, as you can see in the images below, like for the CanTrcv Example. The AE component has some naming issues. And if we solve the naming errors in the Ae component for the CT when we generate the code and build the code, we get errors in 'Aec_Ip_Cfg.h'.</p> <p>The same happens for the DPGA example.</p>
ARTD-155478	Bug	<p>[Mem_INFLS] [S32K148] Hardfault when disable MemDevErrorDetect variable</p> <p>Detailed description (how to reproduce it): When using callout function, we did not config it yet but still call > hardfault !screenshot-1.png!thumbnail!</p> <p>Preconditions: Disable MemDevErrorDetect Disable MemStartFlashAccessNotif Test Case ID (internal TC that caught the defect) optional: Mem_InFls_TS_005</p> <p>Observed behavior: Hardfault</p> <p>Expected behavior:</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: !screenshot-2.png!thumbnail! move line Ftfc_Mem_InFls_Ip_pConfigPtr = Ftfc_Mem_InFls_Ip_plnitConfig; out of #if (FTFC_MEM_INFLS_IP_DEV_ERROR_DETECT == STD_ON)</p>
ARTD-157177	Bug	<p>[Mem_INFLS] Cannot access Mem_43_INFLS_IPW_EraseResume function</p> <p>Detailed description (how to reproduce it): Step 1: Call Mem_43_INFLS_Erase. Step 2: Call Mem_43_INFLS_Suspend through Mem_43_INFLS_MainFunction. Step 3: Call Mem_43_INFLS_GetJobResult and this function must return MEM_43_INFLS_JOB_PENDING. But it return MEM_43_INFLS_JOB_OK. Step 4: Call Mem_43_INFLS_Resume and this function must return E_OK but it return E_NOT_OK. Because JobCurrentInfo->JobResult is MEM_43_INFLS_JOB_OK not MEM_43_INFLS_JOB_PENDING so cannot access Mem_43_INFLS_IPW_EraseResume. !image-2024-11-18-14-06-45-422.png!image-2024-11-18-14-07-55-632.png!</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: Mem_InFls_TC_FCT_0012 in Mem_InFls_TS_001</p> <p>Observed behavior: Mem_43_INFLS_IPW_Erase will return MEM_43_INFLS_JOB_OK when run with syn mode. !image-2024-11-18-14-10-37-255.png!</p> <p>Expected behavior: Access Mem_43_INFLS_IPW_EraseResume succed.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional</p>
ARTD-157337	Bug	<p>[MCL] Got bus error when using dma_crc and scatter gather feature</p> <p>Detailed description (how to reproduce it): Got bus error when using dma_crc and scatter gather feature: Reproduce: Passing Logic channel to Mcl_SetDmaChannelCrcList Mcl_SetDmaChannelScatterGatherConfig Mcl_GetDmaChannelParam and Mcl_SetDmaChannelScatterGatherList*, Which only config for transfers list not for CRC and Scatter/Gather list. so address of CRC and Scatter/Gather list is NULL_PTR (0x0) At this address access is not allowed. !image-2024-11-19-17-06-26-147.png!thumbnail! The program got hardfault when access to this address.</p> <p>So driver need to protect when CRC and Scatter/Gather list pointer is 0x00. The issue also happen when using all function API with Multi partition enabled and mcl_init() fail. !screenshot-1.png!thumbnail!</p>

ID	Subtype	Headline and Description
		<p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: Mcl_TC_FCT_7609 Mcl_TC_FCT_7501</p> <p>Observed behavior: As detailed description Expected behavior: N/A Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Checking configuration address before access. For scatter/gather: Mcl_SetDmaChannelScatterGatherList !image-2024-11-19-17-10-34-120.png!thumbnail! For crc: Mcl_SetDmaChannelCrcList !image-2024-11-19-17-13-32-859.png!thumbnail!</p> <p>Same update for Mcl_SetDmaChannelScatterGatherConfig Mcl_GetDmaChannelParam</p>
ARTD-157833	Bug	<p>[PWM] Can configure HalfCycle Loading Point is larger than period value at the half cycle in Reload Interrupt</p> <p>Detailed description (how to reproduce it): Now, when i configure use reload interrupt at the half cycle, i can configure HalfCycle Loading Point is larger than period value. this is wrong.</p> <p>!image-2024-05-23-14-05-28-103.png! !image-2024-05-23-14-05-39-756.png!</p> <p>Preconditions: PwmReloadNotificationSupported is enabled</p> <p>!image-2024-05-23-13-59-13-822.png! HalfCycle Loading Point is enabled and value of HalfCycle Loading Point is larger than period.</p> <p>!image-2024-05-23-14-00-28-055.png! !image-2024-05-23-14-06-01-485.png!</p> <p>Test Case ID (internal TC that caught the defect) optional: Pwm_TC_FCT_0255</p> <p>Observed behavior: Can configure HalfCycle Loading Point is larger than period value</p> <p>Expected behavior: Cannot configure HalfCycle Loading Point is larger than period value</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-157915	Bug	<p>[Mem_INFLS] Cannot generate code on S32DS</p> <p>Detailed description (how to reproduce it): Issue: [CODEGEN] Failed to generate file "Mem_43_INFLS_Cfg.c" Level: Error Type: Tool problem Tool: Peripherals Origin: Peripherals Resource: Sources Information: [CODEGEN] Failed to generate file "Mem_43_INFLS_Cfg.c"</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: Ip_Ftfc_TC_FCT_0001</p> <p>Observed behavior: !image-2024-11-22-10-14-05-566.png!</p> <p>Expected behavior: Generate successfully</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: !screenshot-1.png!thumbnail! missing !] syntax for line 522</p>

ID	Subtype	Headline and Description
ARTD-158153	Bug	<p>[S32K1XX][MEM_EEP] Fix compare code gen report Fail</p> <p>Detailed description (how to reproduce it): Fix compare code gen (the code generated from EB and S32DS) fail for K1XX, M244</p> <p>Preconditions: Compare code gen report fail, Some node diffirent when gen EB toools end S32DS toools.</p> <p>!image-2024-11-24-13-51-24-374.png!</p> <p>!image-2024-11-24-13-51-52-336.png!</p> <p>!image-2024-11-24-13-52-00-726.png!</p> <p>Test Case ID (internal TC that caught the defect) optional: Mem_Eep_TS_001.mak</p> <p>Mem_Eep_TS_002.mak</p> <p>Mem_Eep_TS_003.mak</p> <p>Observed behavior: Test compare code gen report fail</p> <p>Expected behavior: Report comapre code gen Successfull</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-158163	Bug	<p>[PLATFORM][S32ZSE Train] Build failed MPU M33, MPU R52, MPU M7</p> <p>Detailed description (how to reproduce it):</p> <p>Platform_ipw_Cfg.c:115:5: error: expected expression before ',' token 182 ,&Mpu_R52_Config / Mpu R52 Configuration /</p> <p>!image-2024-11-25-08-52-34-796.png!width=1035,height=182!</p> <p>MPU M7 on K1</p> <p>!image-2024-11-25-15-36-32-107.png!width=916,height=245!</p> <p>!image-2024-11-26-08-57-49-108.png!</p> <p>Preconditions:</p> <p>Build MPU M33, r52; on S32ZSE</p> <p>Build MPU M7: S32K1 PLATFORM_293</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>TC ID: Platform_TS_COT_001</p> <p>Platform_Mpu_R52_TS_01</p> <p>Platform_TS_COT_001: CFG 1</p> <p>Qdec_TS_104</p> <p>Observed behavior: Build fail.</p> <p>redundant symbol ","</p> <p>Expected behavior: Update generate code and build pass</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Update generate code, remove redundant symbol</p>
ARTD-158278	Bug	<p>[pwm][S32K1-S32M24x] Generated headers cannot be built in case sensitive file systems</p> <p>Detailed description (how to reproduce it):</p> <p>Create S32DS Project from Example, configure the project with any valid configuration and generate the code. When building the project there will be errors since the path is invalid. In conclusion, the case sensitive issues are found in RTD drivers.</p>

ID	Subtype	Headline and Description
		<p>See the slide attached.</p> <p>Preconditions: The host file system being used to build the sources is case-sensitive.</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: When you build the project there will be errors since the path is invalid.</p> <p>Expected behavior: Generated sources can be build in case-sensitive systems.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Assume always that sources are building in a case-sensitive file system, therefore use the filename path in the C preprocessor includes directives with the same case as the actual filename path.</p> <p>Steps: # Create new folder "C:\NXPCaseSensitive" (or use the existing ones) now we call it as "working folder". # Run the below command on Windows PowerShell opened in administrator mode: "(*)Enable-WindowsOptionalFeature Online FeatureName Microsoft-Windows-Subsystem-Linux(*)". It takes few seconds and will prompt you to restart your computer. # After restarting, open the command prompt in administrator mode and run: "(*)fsutil.exe file SetCaseSensitiveInfo <YourDestinationFolder> enable(*)" where <YourDestinationFolder> is the folder to enable the case sensitive. # Install S32DS and RTD test environment into the above working folders (from step 1). # Ensure all subfolders inside working folder (from step 1) are renew (re-created, re-layout, re-generated,...) after step 3. Otherwise, we can use this command to enable case sensitive for all created subfolders and no need to renew them: "(Get-ChildItem foldername Recurse Directory).Fullname ForEach-Object {fsutil file setCaseSensitiveInfo "\$_" enable}" # Smoke check by building a development test/examples.</p> <p>Hint: # To check the status of case sensitive for the folder: "fsutil.exe file (*)query(*)CaseSensitiveInfo <YourDestinationFolder>". # To disable the case sensitive: "fsutil.exe file (*)Set(*)CaseSensitiveInfo <YourDestinationFolder> (*)disable(*)". # We can enable the case sensitive only the folders that contain the information released to the customers: ".../output/eclipse/plugins" folder and ".../PlatformSDK_NPI>" folders</p>
ARTD-158287	Bug	<p>[PWM][S32K1-S32M24x] Missing macros generated when using multiple-variants</p> <p>Detailed description (how to reproduce it): (This ticket is created to review the generation of macros with nodes used in files Cfg.h, CfgDefines.h to prevent from generating macros insufficiently in these files on platforms)</p> <p>Here's an example about generating macros insufficiently encountered on S32DS of S32XX in file Ftm_Pwm_Ip_Cfg.h when users configure multiple variants: VS_0: FTM_1 used VS_1: FTM_0 used</p> <p>Macros that indicate FTM instances used by Pwm are only generated for FTM_1 (VS_0):</p> <pre> / Macros that indicate FTM instances used by Pwm / #ifndef FTM_1_USED #define FTM_1_USED #else #error "FTM_1 instance cannot be used by Pwm. Instance locked by another driver!" #endif > This will be an issue when users use VS_1 </pre> <p>Preconditions: Configure 2 variants: VS_0, VS_1 VS_0: FTM_1 used VS_1: FTM_0 used</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: Macros that indicate FTM instances used by Pwm are only generated for VS_0</p> <p>Expected behavior: Macros that indicate FTM instances used by Pwm can be generated correctly for all variants.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-158344	New Feature	<p>[mem_eep][S32K1] [IMPLEMENTATION] R21-11 Multicore Concept changes - multipartition vs multicore</p> <p>CR description:</p> <p>Add support for multi-partition support according to [AUTOSAR_EXP_BSWDistributionGuide.pdf R21-11][https://nxp1.sharepoint.com/:b:/r/sites/Zebra/Shared%20Documents/Documents/Standards/AutosarR21-11/BSWGeneral/AUTOSAR_EXP_BSWDistributionGuide.pdf?csf=1&web=1&e=OriE69]</p>







ID	Subtype	Headline and Description
		<p>Implementation requested on driver :</p> <ul style="list-style-type: none"> # Drivers must have the configuration structures implemented based on the number of partitions and not the number of cores. # Drivers must replace the existing call of <code>OsIf_GetCoreID</code> to <code>OsIfGetUserID</code>. # Drivers must have in the configuration structures the referenced Ecuc Partition. # Drivers must replace existing <code>core_id</code> check to <code>partition_id</code> check. # Example(s) must be updated and this shall be seen as an input for future definition on Platform Base Bundle configuration. # Single core constraints which don't allow enabling the multicore (multipartition) on one core must be removed from driver. # Update label and description of "{_}Multicore Support Enable" node to "{_}MultiPartition Support Enable" <p>reference implementation(s) : ARTD-97002</p>
ARTD-158498	Bug	<p>[pwm] Generate fail IP layer node user mode support when add component <code>Ftm_Pwm</code> in S32K1xx</p> <p>Detailed description (how to reproduce it): Fail generate when add component <code>Ftm_Pwm</code> in ip layer due missing config for node user mode support:</p> <p>!image-2024-11-27-14-13-17-102.png!</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: <code>Ip_Ftm_TS_001</code></p> <p>Observed behavior: Test fail generate</p> <p>Expected behavior: Test pass</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-158503	Bug	<p>[Platform] <code>Mem_InFis</code> Load Access Code fail on IAR</p> <p>Detailed description (how to reproduce it): Build fail on IAR !image-2024-11-27-14-31-35-665.png!thumbnail! [...]</p> <p>Preconditions: Enable Load Access Code</p> <p>Test Case ID (internal TC that caught the defect) optional: <code>Mem_InFis_TC_0001</code></p> <p>Observed behavior: Build fail on IAR because uppercase and lowercase do not correspond linker file and memmap !screenshot-1.png!thumbnail!</p> <p>Expected behavior: Build success on IAR</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: update linker file mapping with memmap</p>
ARTD-158538	Bug	<p>[QDEC] Variant names are in all upper when they are not macros</p> <p>Detailed description (how to reproduce it): Variant names are in all upper when they are not macros:</p> <p>!image-2023-12-28-21-43-53-859.png!</p> <p>Preconditions: config in S32DS</p> <p>Test Case ID (internal TC that caught the defect) optional: <code>Qdec_TS_003</code></p> <p>Observed behavior: There is <code>toUpperCase()</code> function while get variant name</p> <p>!image-2023-12-28-21-49-27-866.png!</p> <p>Expected behavior: !image-2023-12-28-21-51-16-097.png!</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>

ID	Subtype	Headline and Description
ARTD-158545	Bug	<p>[QDEC] Difference between of code generated by EB and S32CT</p> <p>Detailed description (how to reproduce it): Difference between of code generated by EB and S32CT</p> <p>!image-2024-11-27-16-42-45-817.png!</p> <p>Config file for each test suites</p> <p>Qdec_TS_002</p> <p>Preconditions: Comparison between code generated by DS and EB</p> <p>Test Case ID (internal TC that caught the defect) optional: Qdec_TS_001</p> <p>Observed behavior: NA</p> <p>Expected behavior: The code generated by DS and EB needs to be the same</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-158558	Bug	<p>[WDG][RTD_TRAIN_PILOT] Build code fail on S32M244</p> <p>Detailed description (how to reproduce it): Step 1: clean generate Wdg_TS_007 on GHS compiler Step 2: Build Wdg_TS_007 on GHS compiler</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: Wdg_TC_FCT_0008</p> <p>Observed behavior: Build code fail on S32M244</p> <p>!image-2024-11-27-17-43-20-713.png!width=1170,height=202!</p> <p>Expected behavior: All tests build code successfully.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [....]</p>
ARTD-158616	Bug	<p>[Mem_InFls] Fix Bswmd issues</p> <p>Detailed description (how to reproduce it): ERROR: Build of Mem_InFls_TS_GOT_001_cfg1_INFLS has failed.</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: Mem_InFls_TS_GOT_001_cfg1_INFLS</p> <p>Observed behavior: !image-2024-11-28-09-32-50-613.png!</p> <p>Expected behavior: Test Mem_InFls_TS_GOT_001_cfg1_INFLS pass</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-158795	Bug	<p>[S32K1XX][RTD_TRAIN_PILOT][DIO] Cannot be used on S32DS</p> <p>Detailed description (how to reproduce it): Dio can layout resources on S32DS but no components found in the interface to use</p> <p>Detail: !image-2024-11-29-09-41-34-465.png!</p> <p>Preconditions:</p>

ID	Subtype	Headline and Description
		<p>Dio: PVT_DIO_RTD_TRAIN_25V1_003 PL: S32K1_S32M24 Derivatives: All</p> <p>Test Case ID (internal TC that caught the defect) optional: Dio_TS_ECPD_001</p> <p>Observed behavior: Not available in S32DS component interface</p> <p>Expected behavior: Can be used in S32DS</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-159280	Bug	<p>[BASE] Osif_Software_Semaphore.c build fail with ArmCortexM0Plus</p> <p>Detailed description (how to reproduce it): Build project used BaseNxp with Resource is Platform.ArmCortexM0Plus : STD_ON and compiler is: gcc-10.2-arm64-eabi</p> <p>Preconditions:</p> <p>Derivative 118,116 (ArmCortexM0Plus enable)</p> <p>Test Case ID (internal TC that caught the defect) optional: Platform_TS_COT_004</p> <p>Observed behavior: Project build fail with error as following figure: !image-2024-12-03-10-25-55-974.png!width=921,height=279!</p> <p>Expected behavior: BaseNxp can be built pass with ArmCortexM0Plus</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Add barrier for M0 Plus core !image-2024-12-05-14-52-56-944.png!width=861,height=145!</p>
ARTD-161235	Bug	<p>[Mem_InFIs] Check controller is idle before calling the function Fls_Flash_InvalidPrefetchBuff_Ram</p> <p>Detailed description (how to reproduce it): As RM mentioned as below: !image-2024-12-03-16-05-57-584.png!thumbnail! But this checking is missing in driver. For example, the sequence for Write operation in Sync Mode is: Wait controller is idle Write to Fls memory (need to wait Fls controller is idle) > missing in driver Verify Write (include the function InvalidPrefetchBuff for Read) Because of this, the customer encountered the issue with memory fault. This issue just occurred suddenly.</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: See memory fault.</p> <p>Expected behavior: Not encounter fault.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-159430	Bug	<p>[S32K1_S32M24][dio] Generated headers cannot be built in case sensitive file systems</p> <p>Detailed description (how to reproduce it):</p> <p>Create S32DS Project from Example, configure the project with any valid configuration and generate the code. When building the project there will be errors since the path is invalid. In conclusion, the case sensitive issues are found in RTD drivers.</p> <p>See the slide attached.</p>

ID	Subtype	Headline and Description
		<p>Preconditions: The host file system being used to build the sources is case-sensitive.</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: When you build the project there will be errors since the path is invalid.</p> <p>Expected behavior: Generated sources can be build in case-sensitive systems.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Assume always that sources are building in a case-sensitive file system, therefore use the filename path in the C preprocessor includes directives with the same case as the actual filename path.</p> <p>Steps: # Create new folder "C:\NXPCaseSensitive" (or use the existing ones) now we call it as "working folder". # Run the below command on Windows PowerShell opened in administrator mode: "{*}Enable-WindowsOptionalFeature Online FeatureName Microsoft-Windows-Subsystem-Linux{*}". It takes few seconds and will prompt you to restart your computer. # After restarting, open the command prompt in administrator mode and run: "{*}fsutil.exe file SetCaseSensitiveInfo <YourDestinationFolder> enable(*)" where <YourDestinationFolder> is the folder to enable the case sensitive. # Install S32DS and RTD test environment into the above working folders (from step 1). # Ensure all subfolders inside working folder (from step 1) are renew (re-created, re-layout, re-generated,...) after step 3. Otherwise, we can use this command to enable case sensitive for all created subfolders and no need to renew them: "(Get-Childitem foldername Recurse Directory).Fullname ForEach-Object {fsutil file setCaseSensitiveInfo "\$_" enable}" # Smoke check by building a development test/examples.</p> <p>Hint: # To check the status of case sensitive for the folder: "fsutil.exe file {*}query(*)CaseSensitiveInfo <YourDestinationFolder>". # To disable the case sensitive: "fsutil.exe file {*}Set(*)CaseSensitiveInfo <YourDestinationFolder> {*}disable(*)". # We can enable the case sensitive only the folders that contain the information released to the customers: "../output/eclipse/plugins" folder and "../PlatformSDK_NPI" folders</p>
ARTD-159603	Bug	<p>[Mem_INFLS] [S32K148] Get block number from address incorrect</p> <p>Detailed description (how to reproduce it):</p> <p>STEP1: config following these variable: MemSyncModeEnable_CFG1 := false MemAcLoadOnJobStart_CFG1 := true MemPhysicalSector_CFG1 := FLS_CODE_ARRAY_0_BLOCK_1_S255 MemStartAddress_CFG1 := 0xff000</p> <p>STEP2: clean generate and build test with option TEST_PARAMS=@LoadTo=flash</p> <p>STEP3: run test with debugapp=ON and receive the error</p> <p>Preconditions: MemSyncModeEnable_CFG1 := false MemAcLoadOnJobStart_CFG1 := true MemPhysicalSector_CFG1 := FLS_CODE_ARRAY_0_BLOCK_1_S255 MemStartAddress_CFG1 := 0xff000</p> <p>Test Case ID (internal TC that caught the defect) optional: Mem_InFls_TC_FCT_0026 from test suite Mem_InFls_TS_012_cfg2</p> <p>Observed behavior: currently all address from CODE_BLOCK is recognize as FLS_CODE_BLOCK_0 because FTFC_MEM_INFLS_IP_P_BLOCK_SIZE is maximum of code block size</p> <p>image-2024-12-04-13-25-28-073.png! image-2024-12-04-13-29-50-403.png!</p> <p>Expected behavior: return correctly block number from input address FLS_CODE_BLOCK_0 < 0x80000 0x80000 < FLS_CODE_BLOCK_1 < 0x100000 0x100000 < FLS_CODE_BLOCK_2 < 0x180000</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: n/a</p>
ARTD-159674	Bug	<p>[Mem_Infls] Erase operation will be missing sector when user config sectorburst > sector size</p> <p>Detailed description (how to reproduce it): Erase operation will be missing sector when user config sectorburst > sector size</p>

ID	Subtype	Headline and Description
		<p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: IP_C40_TC_0001</p> <p>Observed behavior: Erase operation will be missing sector when user config sectorbust > sector size</p> <p>Expected behavior: Erase operation will erase all</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-159840	Bug	<p>[RTD-TRAIN][S32K148][PORT][s32ct]: Build fail on S32DS</p> <p>Detailed description (how to reproduce it): Run compare code gen test</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: Qdec_TS_107</p> <p>Observed behavior: build fail from Port_Cfg.h</p> <p>[link AF : [ARTD][S32K148] RTD_TRAIN_PILOT_25V1 http://zcz01-3158.ea.freescale.net/0/project/ar_go_compare_code_gen_qdec_ci/details]</p> <p>!image-2024-12-05-10-46-00-560.png width=1047,height=346!</p> <p>Expected behavior: build successfully</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-160191	Bug	<p>[S32ZSE][Mem_INFLS] Gen VSMD fail</p> <p>Detailed description (how to reproduce it): Gen VSMD fail on MemUtestBlockToCheckIntegrity</p> <p>Preconditions: check VSMD for plugin mem_infls</p> <p>Test Case ID (internal TC that caught the defect) optional: Mem_InFls_TC_0001 (dev-test)</p> <p>Observed behavior: An ENUMERATION-PARAM-DEF must define at least one ENUMERATION-LITERAL-DEF. !image-2024-12-09-15-49-03-310.png thumbnail! !image-2024-12-09-15-50-05-261.png thumbnail!</p> <p>Expected behavior: Gen VSMD success</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-160676	New Feature	<p>[CRC][CRC32C]Update resource files to remaining platforms for support CRC32C polynomial</p> <p>NewWorkDescription: Update resource files to remaining platforms for support CRC32C polynomial with software mode, table mode, hardware mode (hardware mode only support on some platforms)</p> <p>Requirement source: RM for checking hardware mode support (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Adding/Updating these resources: Crc.Hardware.PolyExt.IsAvailable Crc.Hardware.Support32CastagnoliCalculation Crc.Hardware.Support64HardwareCalculation Crc.AutosarType.List</p>

ID	Subtype	Headline and Description
		Crc.NonAutosar.Crc32CMode.List Crc.Protocols.AllTypes.List Crc.Protocols.OnlyHardwareExtSupport.List
ARTD-161107	Bug	<p>[S32K1][gpt] Driver makefile needs to be updated with the correct version of AUTOSAR SWS specification</p> <p>Detailed description (how to reproduce it):  </p> <p>In <driver>.mak file, the information of AUTOSAR module SWS specification version are incorrect. E.g.: some drivers contains 4.3 references</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: Wrong information from: # When importing project to EBT  # plugin.xml from plugins  </p> <p>Expected behavior: The information needs to be updated.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Update the information from <driver>.mak based on the supported version of ASR</p> <p>for drivers that are delivering ASR R2x-11:</p> <pre> ifeq (\$(AR_RELEASE_REVISION),ASR_REL_4_7_REV_0000) SWS_SPEC_VERSION_MAJOR = 4 SWS_SPEC_VERSION_MINOR = 7 SWS_SPEC_VERSION_PATCH = 0 SWS_SPEC_VERSION_SUFFIX = Rev_0000 endif only for drivers that are delivering ASR 4.4: ifeq (\$(AR_RELEASE_REVISION),ASR_REL_4_4_REV_0000) SWS_SPEC_VERSION_MAJOR = 4 SWS_SPEC_VERSION_MINOR = 4 SWS_SPEC_VERSION_PATCH = 0 SWS_SPEC_VERSION_SUFFIX = Rev_0000 endif </pre>
ARTD-161225	Bug	<p>[OCU] Incomplete resource files for K1</p> <p>Detailed description (how to reproduce it):  </p> <p>Preconditions: Configure the driver in Tresos</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: Have channels 4, 6 unavailable for FTM_7 instance in tresos config.</p> <p>Expected behavior: Have channels 0-7 available for FTM_7 instance in tresos config, as stated in Reference manual.  </p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Check and update resource files for all derivatives.</p>
ARTD-161363	New Feature	<p>[S32K1_M24X 3.0.0] Update driver for BASE</p> <p>Drivers/IPs list in SOW: [see SOW for details]https://nxp1.sharepoint.com/:w:/r/sites/Zebra/Shared%20Documents/Project%20Management/Projects%20Planning/SW32K1_M24x/SW32K1_S32M24x_RTD_4.4_R21-11_3.0.0/schedule/SW32K1_S32M24x%20RTD%20ASR%20R21-11%203.0.0%20SOW.docx?d=wd624c1f156734716ad62ab951d60d9fc&csf=1&web=1&e=28pQnMj</p>
ARTD-161557	Bug	<p>[S32K1_S32M24x 3.0.0][wdg] Driver makefile needs to be updated with the correct version of AUTOSAR SWS specification</p> <p>Detailed description (how to reproduce it):  </p>

ID	Subtype	Headline and Description
		<p>In <driver>.mak file, the information of AUTOSAR module SWS specification version are incorrect. E.g.: some drivers contains 4.3 references</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: Wrong information from: # When importing project to EBT !image-2023-12-29-14-59-58-330.png!width=470,height=393! # plugin.xml from plugins !image-2023-12-29-15-01-33-443.png!width=310,height=306!</p> <p>Expected behavior: The information needs to be updated.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Update the information from <driver>.mak based on the supported version of ASR</p> <p>for drivers that are delivering ASR R2x-11:</p> <pre> ifeq \$(AR_RELEASE_REVISION),ASR_REL_4_7_REV_0000 SWS_SPEC_VERSION_MAJOR = 4 SWS_SPEC_VERSION_MINOR = 7 SWS_SPEC_VERSION_PATCH = 0 SWS_SPEC_VERSION_SUFFIX = Rev_0000 endif only for drivers that are delivering ASR 4.4: ifeq \$(AR_RELEASE_REVISION),ASR_REL_4_4_REV_0000 SWS_SPEC_VERSION_MAJOR = 4 SWS_SPEC_VERSION_MINOR = 4 SWS_SPEC_VERSION_PATCH = 0 SWS_SPEC_VERSION_SUFFIX = Rev_0000 endif </pre>
ARTD-161563	Bug	<p>[S32K1_S32M24x 3.0.0][wdg] Generated headers cannot be built in case sensitive file systems</p> <p>Detailed description (how to reproduce it):</p> <p>Create S32DS Project from Example, configure the project with any valid configuration and generate the code. When building the project there will be errors since the path is invalid. In conclusion, the case sensitive issues are found in RTD drivers.</p> <p>See the slide attached.</p> <p>Preconditions: The host file system being used to build the sources is case-sensitive.</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: When you build the project there will be errors since the path is invalid.</p> <p>Expected behavior: Generated sources can be build in case-sensitive systems.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Assume always that sources are building in a case-sensitive file system, therefore use the filename path in the C preprocessor includes directives with the same case as the actual filename path.</p> <p>Steps: # Create new folder "C:\NXPCaseSensitive" (or use the existing ones) now we call it as "working folder". # Run the below command on Windows PowerShell opened in administrator mode: "(*)Enable-WindowsOptionalFeature Online FeatureName Microsoft-Windows-Subsystem-Linux(*)". It takes few seconds and will prompt you to restart your computer. # After restarting, open the command prompt in administrator mode and run: "(*)fsutil.exe file SetCaseSensitiveInfo <YourDestinationFolder> enable(*)" where <YourDestinationFolder> is the folder to enable the case sensitive. # Install S32DS and RTD test environment into the above working folders (from step 1). # Ensure all subfolders inside working folder (from step 1) are renew (re-created, re-layout, re-generated,...) after step 3. Otherwise, we can use this command to enable case sensitive for all created subfolders and no need to renew them: "(Get-Childitem foldername Recurse Directory).FullName ForEach-Object {fsutil file setCaseSensitiveInfo "\$_" enable}" # Smoke check by building a development test/examples.</p> <p>Hint: # To check the status of case sensitive for the folder: "fsutil.exe file (*)query(*)CaseSensitiveInfo <YourDestinationFolder>". # To disable the case sensitive: "fsutil.exe file (*)Set(*)CaseSensitiveInfo <YourDestinationFolder> (*)disable(*)".</p>

ID	Subtype	Headline and Description
		# We can enable the case sensitive only the folders that contain the information released to the customers: "../output/eclipse/plugins" folder and "../PlatformSDK_<NPI>" folders
ARTD-161619	Bug	<p>[Mem_INFLS] [S32K148] Configuration of the same hardware instance between HL configuration and IP configuration incorreced</p> <p>Detailed description (how to reproduce it): For checking requirement (*)CPR_RTD_00543{*, on s32ds interface, select component Mem_43_INFLS for MCAL and Ftfc_Mem_InFls_Ip for Drivers !screenshot-1.png!thumbnail!</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: Ip_Ftfc_TC_COT_0001</p> <p>Observed behavior:</p> <p>no error occurs</p> <p>Expected behavior:</p> <p>[CPR_RTD_00543]: The driver shall prevent configuration of the same hardware instance between HL configuration and standalone IP configuration.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: n/a</p>
ARTD-161649	Bug	<p>Issue in Trgmux_Ip.c with User Mode Execution</p> <p>Detailed description (how to reproduce it): In the "TrigMux" source file, {{{Trgmux_Ip.c}}}, the customer encountered an issue that arises when enabling User Mode Execution.</p> <p>!image-2024-12-17-10-16-15-096.png!</p> <p>!image-2024-12-17-10-43-57-409.png!</p> <p>!image-2024-12-17-10-46-19-493.png!</p> <p>Preconditions: No issue Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: as Detailed description</p> <p>Expected behavior: No issue</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: !image-2024-12-17-10-55-45-196.png!</p>
ARTD-161679	New Feature	<p>[mcu] [IMPLEMENTATION] Add support multipartition</p> <p>CR description:</p> <p>Add support for multi-partition support according to [AUTOSAR_EXP_BSWDistributionGuide.pdf R21-11]https://nxp1.sharepoint.com/:b:/r/sites/Zebra/Shared%20Documents/Documents/Standards/AutosarR21-11/BSWGeneral/AUTOSAR_EXP_BSWDistributionGuide.pdf?csf=1&web=1&e=OrIE69]</p> <p>Implementation requested on driver :</p> <p># Drivers must have the configuration structures implemented based on the number of partitions and not the number of cores. # Drivers must replace the existing call of OsIf_GetCoreID to OsIfGetUserID. # Drivers must have in the configuration structures the referenced Ecuc Partition. # Drivers must replace existing core_id check to partition_id check. # Example(s) must be updated and this shall be seen as an input for future definition on Platform Base Bundle configuration. # Single core constraints which don't allow enabling the multicore (multipartition) on one core must be removed from driver. # Update label and description of "{_}Multicore Support Enable" node to "{_}MultiPartition Support Enable"_{_}</p> <p>reference implementation(s) : ARTD-97002</p>
ARTD-161682	New Feature	<p>[ae] [IMPLEMENTATION] add support multipartition</p> <p>CR description:</p> <p>Add support for multi-partition support according to [AUTOSAR_EXP_BSWDistributionGuide.pdf R21-11]https://nxp1.sharepoint.com/:b:/r/sites/Zebra/Shared%20Documents/Documents/Standards/AutosarR21-11/BSWGeneral/AUTOSAR_EXP_BSWDistributionGuide.pdf?csf=1&web=1&e=OrIE69]</p> <p>Implementation requested on driver :</p> <p># Drivers must have the configuration structures implemented based on the number of partitions and not the number of cores. # Drivers must replace the existing call of OsIf_GetCoreID to OsIfGetUserID.</p>

ID	Subtype	Headline and Description
		<p># Drivers must have in the configuration structures the referenced Ecuc Partition. # Drivers must replace existing core_id check to partition_id check. # Example(s) must be updated and this shall be seen as an input for future definition on Platform Base Bundle configuration. # Single core constraints which don't allow enabling the multicore (multipartition) on one core must be removed from driver. # Update label and description of "{_}Multicore Support Enable" node to "{_}MultiPartition Support Enable"</p> <p>reference implementation(s) : ARTD-97002</p>
ARTD-161689	New Feature	<p>[mcl] [IMPLEMENTATION] R21-11 Add support multipartition for K1 platform</p> <p>CR description:</p> <p>Add support for multi-partition support according to [AUTOSAR_EXP_BSWDistributionGuide.pdf R21-11]https://nxp1.sharepoint.com/:b:/r/sites/Zebra/Shared%20Documents/Documents/Standards/AutosarR21-11/BSWGeneral/AUTOSAR_EXP_BSWDistributionGuide.pdf?csf=1&web=1&e=OrIE69</p> <p>Implementation requested on driver :</p> <p># Drivers must have the configuration structures implemented based on the number of partitions and not the number of cores. # Drivers must replace the existing call of OsIf_GetCoreID to OsIfGetUserID. # Drivers must have in the configuration structures the referenced Ecuc Partition. # Drivers must replace existing core_id check to partition_id check. # Example(s) must be updated and this shall be seen as an input for future definition on Platform Base Bundle configuration. # Single core constraints which don't allow enabling the multicore (multipartition) on one core must be removed from driver. # Update label and description of "{_}Multicore Support Enable" node to "{_}MultiPartition Support Enable"</p> <p>reference implementation(s) : ARTD-97002</p>
ARTD-162312	New Feature	<p>[crc] [IMPLEMENTATION] R21-11 Add support multipartition for K1 platform</p> <p>CR description:</p> <p>Add support for multi-partition support according to [AUTOSAR_EXP_BSWDistributionGuide.pdf R21-11]https://nxp1.sharepoint.com/:b:/r/sites/Zebra/Shared%20Documents/Documents/Standards/AutosarR21-11/BSWGeneral/AUTOSAR_EXP_BSWDistributionGuide.pdf?csf=1&web=1&e=OrIE69</p> <p>Implementation requested on driver :</p> <p># Drivers must have the configuration structures implemented based on the number of partitions and not the number of cores. # Drivers must replace the existing call of OsIf_GetCoreID to OsIfGetUserID. # Drivers must have in the configuration structures the referenced Ecuc Partition. # Drivers must replace existing core_id check to partition_id check. # Example(s) must be updated and this shall be seen as an input for future definition on Platform Base Bundle configuration. # Single core constraints which don't allow enabling the multicore (multipartition) on one core must be removed from driver. # Update label and description of "{_}Multicore Support Enable" node to "{_}MultiPartition Support Enable"</p> <p>reference implementation(s) : ARTD-97002</p>
ARTD-162315	Bug	<p>[S32K1_M24X 3.0.0][Mem_INFLS] Update Mem_InFls_HwSpecificService to return E_NOT_AVAIL when trying to call hw cancel</p> <p>Detailed description (how to reproduce it):</p> <p>On S32K3, S32E, hardware support "clearing EHV while DONE is low will abort the current program/erase high voltage operation".</p> <p>But on S32K1 after trigger start new job Erase/Write hardware does not support set bit to cancel (abort) operation{color}.</p> <p>Preconditions: Call Mem_43_INFLS_Cancel Function</p> <p>Test Case ID (internal TC that caught the defect) optional: Mem_InFls_TC_0001 (dev-test)</p> <p>Observed behavior: Mem_43_INFLS_Cancel Function implemented follow wait job execute done => incorrect with requirement request by customer</p> <p>Expected behavior: should return E_NOT_Available on HLD when call Mem_43_INFLS_Cancel</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-162318	Bug	<p>[Mem_INFLS] update infix</p> <p>Detailed description (how to reproduce it): infix in driver incorrect</p> <p>Preconditions: infix check</p> <p>Test Case ID (internal TC that caught the defect) optional: Mem_InFls_TC_0001 (dev-test)</p> <p>Observed behavior: infix on driver incorrect</p> <p>!image-2024-12-18-09-51-35-708.png!</p> <p>Expected behavior: 43_INFLS incorrect</p>

ID	Subtype	Headline and Description
		<p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: should update 43_INFLS to "##M4_SRC_INFIX)!!##"</p>
ARTD-162467	Bug	<p>[BASE][platform] DeviceDefinition.h is generated incorrectly for S32K144W and S32K142W</p> <p>Detailed description (how to reproduce it): After adding: [https://bitbucket.sw.nxp.com/projects/ARTD/repos/base/commits/32aa52222d826ce0fe8629fd8bec6e7ec997609#specific%2FS32K1XX%2Fgenerate%2FEBT%2Finclude%2FDeviceDefinition.h]</p> <p>DeviceDefinition.h is generated for k144 and k142 in the case of k144w and k142w</p> <p>Below build is from a k144w example</p> <p>!image-2024-12-18-16-37-10-973.png!</p> <p>___ Also make file has similar error</p> <p>!screenshot-1.png!thumbnail!</p> <p>Preconditions: Generate and build examples for k144w/k142w</p> <p>Test Case ID (internal TC that caught the defect) optional: None</p> <p>Observed behavior: the DeviceDefinition is generated for k144 instead of k144w</p> <p>Expected behavior: Generate correct DeviceDefinition</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: for derivatives that have more characters (k144w and k142w) the logic checks first if the string contains k144 and generates for k144. The verification should be either with equals or it should check first if it contains k144w or k142w then check if it has k144/k142</p>
ARTD-162653	Bug	<p>[mem_exfls] mem init failed because of crc calculation</p> <p>Detailed description (how to reproduce it): Failed at init function</p> <p>Preconditions: crc enabled</p> <p>Test Case ID (internal TC that caught the defect) optional: Mem_TC_FCT_0002 at Mem_ExFls_TS_001</p> <p>Observed behavior: as description</p> <p>Expected behavior: no error</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-162696	New Feature	<p>[IMPLEMENTATION] [ADC] Add async mode support for Adc_Calibrate</p> <p>Context:</p> <p>The Adc_Calibrate() API will take 10.5ms per ADC instance, and 21ms for two ADC instances, which will add 21ms to the bootup time. Customers want to reduce bootup { }time{ }. They tried to configure the NRSMPL bit of the SMR register, but we can't guarantee the accuracy of this way, because we have checked with the HW team, and we don't have some test data under this configuration.</p> <p>Idea:</p> <p>From the code of { }Adc_Sar_Ip_DoCalibration({ }), the while() loop that polls the CALBISTREG takes about 10ms per instance to wait for the calibration to complete. Customer wants to add async mode support. Asynchronous support means moving this polling loop to another API, then customer code can call the "another API" after 10ms to check if ADC calibration is complete. Avoid the M7 core being busy waiting for this 10ms to reduce the bootup time.</p> <p>Question:</p> <p>Customer wants to know whether API Adc_Calibrate() supports asynchronous mode, will it be feasible?</p>
ARTD-162745	Bug	<p>[i2s] [S32K1_S32M24x]ERR050476: Set FCONT to 0</p> <p>NewWorkDescription: ERR050476: Set FCONT to 0</p>

ID	Subtype	Headline and Description
		<p>Requirement source: [S32K148_0N20V, Rev. 15/Jan/2024, 1/2024, S32K148_0N20V.pdf][https://nxp1.sharepoint.com/:b:/r/sites/Zebra/Shared%20Documents/Documents/Platforms/S32K1xx/Documents/Errata/S32K148_0N20V.pdf?csf=1&web=1&e=CBIQoJ]</p> <p>Proposed solution optional: ERR050476: Set FCONT to 0</p>
ARTD-162950	New Feature	<p>[S32K1] NotUsedPortPin: Consider new mode option to don't touch all of non-configured signals</p> <p>NewWorkDescription: If a pin wasn't configure in PortContainer, it will be set by Port_Init with the configuration in NotUsedPortPin. Right now, NotUsedPortPin has 2 mode options: GPIO and ALT0. Please consider a use-case that user won't touch to this pin, leave this pin with default configuration at Power-Of-Reset</p> <p>Requirement source: None (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: None</p>
ARTD-162953	New Feature	<p>[S32K1][PORT][DIO] Add constraint when adding both Port and Siul2_Port component in S32DS</p> <p>NewWorkDescription: Starting from the inquiry here: https://jira.sw.nxp.com/browse/ARTD-142138 there was a compile error when using both Port and Siul2_Port component but the error was not clear.</p> <p>We can improve this to have a better message in configuration saying what exactly the user needs to do.</p> <p>Requirement source: FAE on behalf of customer request (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: In Port_Cfg.h or any generated files in S32DS:</p> <pre>for each (var componentInstanceConfig in ComponentConfigurationsList) { if (componentInstanceConfig.getComponent().getId() == "Siul2_Port") { scriptApi.logError("Please remove either Port or Siul2_Port component ") } }</pre>
ARTD-162981	Bug	<p>S32K1: Port: Some APIs need to be check DET before access data</p> <p>Detailed description (how to reproduce it): In function Port_lpww_SetPinDirection, has access pUsedPadConfig array use PinIndex before checking out-of-range. It can be happened when user pass value out-of-range, caused crash when run !image-2024-12-23-14-41-31-504.png width=1025,height=533!</p> <p>Preconditions: PVT_PORT_S32J100_0.4.1_CD_001</p> <p>Test Case ID (internal TC that caught the defect) optional: None</p> <p>Observed behavior: Access out-of-range array</p> <p>Expected behavior: Should be check range before access data element</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: None</p>
ARTD-163118	Bug	<p>[MCL] Compare code generate failure for S32K148 - follow up ticket</p> <p>Detailed description (how to reproduce it): Compare code generate between eb and s32ct is failed for S32K148 . Please see the detail error logs at the attached file (24_12_2025_S32K1_300_RTD_MCL_CompareCodeGenMergeReport)</p> <p>Preconditions: compare code, s32k148</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: Comapre code generate between eb and s32ct is failed for s32k148</p> <p>Expected behavior:</p>

ID	Subtype	Headline and Description
		<p>No compare error between eb and ct</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-163236	Bug	<p>[OCU] [S32N55][S32K1XX] Issue related to OcuEmiosBusSelect when check ECPD test</p> <p>Detailed description (how to reproduce it): In S32N55 and S32K1xx , when I test with EPCD test, I get this error. Now, I know that Emios ipv is not supported so I think we need to set OcuEmiosBusSelect which can be set by default to a value in range.</p> <p>!image-2024-12-25-10-40-35-741.png!</p> <p>!image-2024-12-25-14-09-54-742.png!</p> <p>!image-2024-12-25-10-26-35-289.png!</p> <p>Preconditions:</p> <p>Test Case ID (internal TC that caught the defect) optional: Ip_Ftm_TS_ECPD_001 and Ocu_TS_ECPD_001</p> <p>Observed behavior: OcuEmiosBusSelect is not in range</p> <p>Expected behavior: OcuEmiosBusSelect which can be set by default to a value in range.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p>
ARTD-163359	New Feature	<p>[MCU] Support Low Power Oscillator Trim Register (LPOTRIM)</p> <p>NewWorkDescription: LPOTRIM should be supported due to the req !image-2024-12-27-13-56-32-102.png!image-2024-12-27-13-57-46-075.png!</p> <p>!image-2024-12-27-13-58-04-616.png! Requirement source: CPR_RTD_00112.mcu (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: N/A</p>
ARTD-163370	Bug	<p>[S32K1_M24X 3.0.0][PWM] Phase shift cannot be set for channels in 2 different instance</p> <p>Detailed description (how to reproduce it):</p> <p>When configuring phase shift for channels in 2 different instances, cannot set phase shift of channels in 2 different instances.</p> <p>Use phase shift for FTM1_CH4 and FTM2_CH2 with phaseshift value =0 when init.</p> <p>Steps:</p> <p>Step-1 : Call Pwm_Init</p> <p>Signals of FTM1_CH4(A22) and FTM2_CH2(A20) after init.</p> <p>!image-2024-12-27-14-17-52-025.png!</p> <p>Step-2 : Call Mcl_SelectCommonTimebase(1,6) to synchronize counters between 2 instances FTM1 and FTM2.</p> <p>Signals of FTM1_CH4(A22) and FTM2_CH2(A20) after synchronizing counters between 2 instances.</p> <p>!image-2024-12-27-14-18-50-519.png!</p> <p>Step-3 : Call Pwm_SetDutyPhaseShift for 2 channels (FTM1_CH4 and FTM2_CH2) with PhaseShift = 0, Duty value > 0.</p> <p>Signal of FTM1_CH4(A22) and FTM2_CH2(A20) after setting duty PhaseShift = 0 for both channels. ! image-2024-12-27-14-23-25-071.png!</p> <p>When calling Pwm_SetDutyPhaseShift with PhaseShift = 0, there is a loss of counter synchronization between the 2 instances when calling Ftm_Pwm_Ip_SetSoftwareTriggerCmd => Ftm_Pwm_Ip_SetPhaseShift.</p> <p>Preconditions: User function Pwm_SetDutyPhaseShift for channel in 2 instances</p> <p>Test Case ID (internal TC that caught the defect) optional: Pwm_TS_118</p> <p>Observed behavior: Phase shift cannot be set for channels in 2 different instance.</p>

ID	Subtype	Headline and Description
		<p>Expected behavior: Phase shift can be set for channels in 2 different instance.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-163508	Bug	<p>[BASE] Single core constraints which don't allow multiple partitions on one core must be removed from Base</p> <p>Detailed description (how to reproduce it): In ticket ARTD-124134, there is a note: # Single core constraints which don't allow multiple partitions on one core must be removed from Base.</p> <p>But when checking with M244 EBT this condition is not removed:</p> <p>!image-2024-12-31-19-54-04-615.png width=914,height=337!</p> <p>Please also check for other derivatives and platforms</p> <p>Preconditions: OsifUseGetUserID = GET_PARTITION_ID</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: Using GET_PARTITION_ID requires turn on Multi core feature</p> <p>Expected behavior: Can use GET_PARTITION_ID without Multi core feature</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-163565	Bug	<p>[UART] Incorrect description in FMEA file</p> <p>Detailed description (how to reproduce it): Uart_Deinit function has no return type following the requirement CDD_UART_00007 but in FMEA file No 3.1 line 21 and No 3.4 line 29, Uart_Deinit function still require a return E_NOT_OK in case timeout error occurred.</p> <p>!image-2025-01-02-15-08-02-814.png!</p> <p>!image-2025-01-02-15-08-54-484.png!</p> <p>Preconditions:</p> <p>Test Case ID (internal TC that caught the defect) optional: Uart_TC_WBT_0009</p> <p>Observed behavior:</p> <p>Expected behavior:</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p>
ARTD-163603	Bug	<p>[S32K1XX][MEM_EEP] Missing clearing RDCOLERR status bit</p> <p>Detailed description (how to reproduce it):</p> <p>When a collision error is detected, the RDCOLERR status bit is automatically set. The driver is missing clearing this bit after reading it and before executing other commands.</p> <p>!image-2025-01-02-20-41-56-464.png!</p> <p>!image-2025-01-02-20-42-03-455.png!</p> <p>!image-2025-01-02-20-42-14-118.png!</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p>

ID	Subtype	Headline and Description
		<p>Observed behavior: the Driver returns error even though it can actually read and write to FlexRAM</p> <p>Expected behavior: Clear the RDCOLERR status bit after reading and before executing other commands.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-163633	Bug	<p>[S32K1_M24X 3.0.0][MEMACC]: MemAcc_RequestLock function always return fail when run with IAR compiler</p> <p>Detailed description (how to reproduce it): MemAcc_RequestLock function always return fail when run with IAR compiler</p> <p>Preconditions: Compiler is IAR</p> <p>Test Case ID (internal TC that caught the defect) optional: MemAcc_TS_0370</p> <p>Observed behavior:</p> <p>Expected behavior: MemAcc_RequestLock can return E_OK with correct input parameter</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-163671	New Feature	<p>[IMPLEMENTATION] [ADC] Implement CPR_RTD_01182 for K1</p> <p>NewWorkDescription: Pending interrupt flags shall be cleared before enabling interrupts. And the driver for K1 has not implemented yet</p> <p>Requirement source: CPR_RTD_01182</p> <p>Proposed solution optional: Clear pending interrupt flags</p>
ARTD-163709	Bug	<p>[S32K1_M24X 3.0.0] PLATFORM: Compare generated code between generators</p> <p>NewWorkDescription:</p> <p>Report all test in the attachment RTD_PLATFORM_CompareCodeGenMergeReport.xlsx{**}</p> <p>IntCtrl_lp_CfgDefines.h</p> <p>!image-2025-01-06-10-43-57-041.png!</p> <p>Details infor for Mpu_lp_Cfg.c</p> <p>!image-2025-01-06-10-44-17-379.png!</p> <p>List file .h are different</p> <p>IntCtrl_lp_CfgDefines.h</p> <p>List file .c are different</p> <p>Mpu_lp_Cfg.c</p> <p>Requirement source: NA (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Codes gen in EB are the same in CT</p>
ARTD-163866	Bug	<p>[RTD_TRAIN_PILOT][S32K1_M24X 3.0.0][S32DS][LIN] Miss match lower case variant generation code</p> <p>Detailed description (how to reproduce it): [Using variant named is "Variant", detail is picture below:</p> <p>!image-2025-01-06-16-37-04-905.png!</p> <p>The name of config structure generated by tresos has sub-fix as right part is Lin_43_LPUART_FLEXIO_xConfig_{*}Variant{*_0 but by DS is Lin_43_LPUART_FLEXIO_xConfig_{*}VARIANT{*_0 !image-2025-01-06-16-39-31-862.png!</p> <p>]</p>

ID	Subtype	Headline and Description
		<p>Preconditions: [Use class compare code gen]</p> <p>Test Case ID (internal TC that caught the defect) optional: [Lin_TS_016]</p> <p>Observed behavior: [Use class compare code gen]</p> <p>Expected behavior: [N/A]</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [N/A]</p>
ARTD-163897	New Feature	<p>[S32K1_M24X 3.0.0][WDG] Update fileStruct in AeWdog, WDOG, EWM IPs</p> <p>NewWorkDescription: Currently, when use IPL layer, user must include "..._Ip_PBcfg.h" > Need to improve this to include "AeWdog_Ip.h", "Wdog_Ip.h", "EWM_Ip.h" only.</p> <p>Requirement source: (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional:</p>
ARTD-164114	Bug	<p>[MCU] Wrong calculation of RefCount in Clock_Ip_SetCmuFcFceRefCntLfrefHfref</p> <p>Detailed description (how to reproduce it): The calculation in RM is mentioned as the below</p> <p>!image-2025-01-09-14-28-05-309.png!</p> <p>It finds the max value first and then return the ceiling value of max while our driver is ceiling each value first and then find the max of them</p> <p>!image-2025-01-09-14-29-37-019.png!</p> <p>Which lead to some wrong values in some cases</p> <p>First ceiling is defined as the below !image-2025-01-09-14-31-52-998.png!</p> <p>=> ceiling of integer = the original value for exp !image-2025-01-09-14-32-52-782.png!</p> <p>=> Issues can occur if Cmp1 and Cmp2 are integer number => currently plus 1 in the formulas for Cmp1 and Cmp2 is wrong</p> <p>{*}UPDATE{*</p> <p>RM version: S32K1xx Series Reference Manual, Rev. 14, 09/2021</p> <p>The values which are underlined in red are replaced by different values in the driver which is wrong</p> <p>!image-2025-01-23-16-26-42-435.png!</p> <p>!image-2025-01-23-16-26-08-464.png!</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: Mcu_TC_WBT_0049</p> <p>Observed behavior: Wrong calculation of RefCount in Clock_Ip_SetCmuFcFceRefCntLfrefHfref</p> <p>Expected behavior: Correct calculation of RefCount in Clock_Ip_SetCmuFcFceRefCntLfrefHfref</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-164141	New Feature	<p>[S32K1_M24X 3.0.0][QDEC]: Reduce some APIs aren't supported on K1XX platform</p> <p>NewWorkDescription: Some APIs are not supported on K1 platform, and It is not used so it affects the display of the code exposure. ! image-2025-01-09-17-09-06-724.png!</p> <p>Requirement source: CCOV documents, code exposure. (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p>

ID	Subtype	Headline and Description
		<p>Proposed solution optional: > Use the M4 variable to hide these unused APIs.</p>
ARTD-164150	Bug	<p>[S32K1][port] Generated headers cannot be built in case sensitive file systems</p> <p>Detailed description (how to reproduce it):</p> <p>Create S32DS Project from Example, configure the project with any valid configuration and generate the code. When building the project there will be errors since the path is invalid. In conclusion, the case sensitive issues are found in RTD drivers.</p> <p>See the slide attached.</p> <p>Preconditions: The host file system being used to build the sources is case-sensitive.</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: When you build the project there will be errors since the path is invalid.</p> <p>Expected behavior: Generated sources can be build in case-sensitive systems.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Assume always that sources are building in a case-sensitive file system, therefore use the filename path in the C preprocessor includes directives with the same case as the actual filename path.</p> <p>Steps: # Create new folder "C:\NXPCaseSensitive" (or use the existing ones) now we call it as "working folder". # Run the below command on Windows PowerShell opened in administrator mode: "(*)Enable-WindowsOptionalFeature Online FeatureName Microsoft-Windows-Subsystem-Linux(*)". It takes few seconds and will prompt you to restart your computer. # After restarting, open the command prompt in administrator mode and run: "(*)fsutil.exe file SetCaseSensitiveInfo <YourDestinationFolder> enable(*)" where <YourDestinationFolder> is the folder to enable the case sensitive. # Install S32DS and RTD test environment into the above working folders (from step 1). # Ensure all subfolders inside working folder (from step 1) are renew (re-created, re-layout, re-generated,...) after step 3. Otherwise, we can use this command to enable case sensitive for all created subfolders and no need to renew them: "(Get-ChildItem foldername Recurse Directory).FullName ForEach-Object {fsutil file setCaseSensitiveInfo "\$_" enable}" # Smoke check by building a development test/examples.</p> <p>Hint: # To check the status of case sensitive for the folder: "fsutil.exe file (*)query(*)CaseSensitiveInfo <YourDestinationFolder>". # To disable the case sensitive: "fsutil.exe file (*)Set(*)CaseSensitiveInfo <YourDestinationFolder> (*)disable(*)". # We can enable the case sensitive only the folders that contain the information released to the customers: "../output/eclipse/plugins" folder and "../PlatformSDK_<NPI>" folders</p>
ARTD-164260	Bug	<p>[Resource] Update modules with resources</p> <p>Detailed description (how to reproduce it):</p> <p>Resource.cfg shall be updated according to SOW(Eep driver (which is for ASR 4.4) appears in the list of RES_MODULES)</p> <p>!image-2025-01-10-11-53-52-291.png!</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: ASR 4.4 module present</p> <p>Expected behavior: Resource.cfg shall updated according to SOW</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Check SOW and update Resource.cfg.</p>
ARTD-164287	New Feature	<p>[IMPLEMENTATION] Add support for tri-stated outputs by configuring MISCTRL0 register</p> <p>CR description:_*</p> <p>[The PWM module does not allow changing SIM_MISCTRL0[FTMx_OBE_CTRL],]_</p> <p>Reason for this change:</p> <p>[The PWM cannot be used with tristated outputs]_</p>




ID	Subtype	Headline and Description
		<p>Benefit:</p> <p>[Customer needs the output to be tristated, not retained]_</p> <p>Onetime CR/Strategic CR:</p> <p>[text placeholder]_</p> <p>Use-case:</p> <p>[text placeholder]</p> <p>HW documentation reference (as applies):</p> <p>[S32K1xx Series Reference Manual, Rev. 14, Section 11.1.1.2 Miscellaneous control register 0 (MISCTRL0)]_</p> <p>HW/Application Engineer contact (as applies):</p> <p>[text placeholder]_</p> <p>Note: relevant documents to be attached to the ticket.</p>
ARTD-164397	Bug	<p>[OCU][S32K1_M24X 3.0.0] Duplicate macro define name between 2 modules Ocu and Qdec module</p> <p>Detailed description (how to reproduce it):</p> <p>When I configure Ocu and Qdec in 1 configuration, when building test, I get this error</p> <p>!image-2025-01-13-17-13-20-952.png!</p> <p>I check and see that we duplicate macro define name between 2 modules Ocu and Qdec. Please help me check</p> <p>!image-2025-01-13-17-13-41-376.png!</p> <p>!image-2025-01-13-17-15-56-327.png!</p> <p>!image-2025-01-13-17-17-02-853.png!</p> <p>Preconditions:</p> <p>configure Ocu and Qdec in 1 configuration</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>Ocu_TS_001</p> <p>Observed behavior:</p> <p>Duplicate macro define name between 2 modules Ocu and Qdec module</p> <p>Expected behavior:</p> <p>Macro define name between 2 modules Ocu and Qdec are different</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>[...]</p>
ARTD-164511	New Feature	<p>[rm] [IMPLEMENTATION] R21-11 Multicore Concept changes - CPR_RTD_00420</p> <p>CR description:</p> <p>Related to multipartiton, RM driver is type 1 (can only be assigned to one core or a single partition).</p> <p>The RM driver needs to know the id of the partition to check in its APIs if it was addressed from the proper partition.</p> <p>If APIs need to be available from other cores/partitions, the verification must be done with the maximum IDs of the cores/partitions (CPR_RTD_00420)</p> <p>Implementation requested on driver :</p> <p># Drivers must have the configuration structures implemented based on the number of partitions and not the number of cores.</p> <p># Drivers must replace the existing call of Oslf_GetCoreID to OslfGetUserID.</p> <p># Drivers must have in the configuration structures the referenced Ecuc Partition.</p> <p># Drivers must replace existing core_id check to partition_id check.</p> <p># Example(s) must be updated and this shall be seen as an input for future definition on Platform Base Bundle configuration.</p> <p># Single core constraints which don't allow enabling the multicore (multipartition) on one core must be removed from driver.</p> <p># Update label and description of "{_}Multicore Support Enable" node to "{_}MultiPartition Support Enable"</p> <p>reference implementation(s) : ARTD-97002</p> <p>Requirement CPR_RTD_00420 to be interpreted as:</p> <p>!image-2025-01-14-08-41-53-775.png!</p>

ID	Subtype	Headline and Description
		<p>Definition of done: Feature is confirmed by testing Generated all code violation reports and solved all issues</p>
ARTD-164516	Bug	<p>[S32K1XX_M24X][I2c] Functions in trusted header file but not called</p> <p>Detailed description (how to reproduce it): [Functions in trusted header file but not called Flexio_I2c_Ip_MasterDmaTransferErrorHandler Flexio_I2c_Ip_MasterEndDmaTransfer Lpi2c_Ip_MasterCompleteDMATransfer Lpi2c_Ip_MasterDMATransferErrorHandler] Preconditions: [None]</p> <p>Test Case ID (internal TC that caught the defect) optional: [TC_002: report by tool]</p> <p>Observed behavior: [None]</p> <p>Expected behavior: [N/A]</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [None]</p>
ARTD-164781	New Feature	<p>[WDG][S32K1_M24X 3.0.0] Add fault injection point for IP driver to cover FMEA</p> <p>NewWorkDescription: Add fault injection point for IP driver to cover FMEA [^AeWdog_ip.c]</p> <p>Requirement source: Add fault injection point for all IPs on S32K1XX (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: [...]</p>
ARTD-164900	Bug	<p>[PLATFORM][S32K1_M24X 3.0.0] Bug of driver in code interface</p> <p>Detailed description (how to reproduce it): List function in "ReqExport.txt" file but does not include in "*.h" files of driver code: boolean Platform_Mpu_GetErrorDetails(Platform_Mpu_ErrorDetailsType pErrorDetails)</p> <p>1/ in driver code is:</p> <p style="text-align: center;">Std_ReturnType</p> <p>in req export is:</p> <p style="text-align: center;">boolean</p> <p>Preconditions:</p> <p>Test Case ID (internal TC that caught the defect) optional: Run custom_checkinterface</p> <p>Observed behavior: Have some functions is different in driver code and reqs export</p> <p>Expected behavior: List function in "ReqExport.txt" file but does not include in "*.h" files of driver code is EMPTY</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Update function in the ReqExport.</p>
ARTD-164964	New Feature	<p>[rte] Add exclusive areas SchM_Enter_Gpt_GPT_EXCLUSIVE_AREA_19 for GPT</p> <p>NewWorkDescription: The GPT driver needs to have exclusive areas SchM_Enter_Gpt_GPT_EXCLUSIVE_AREA_19 to be used by the source code. SchM_Gpt.c/h must be added to RTE.</p> <p>Requirement source: NA</p>

ID	Subtype	Headline and Description
		<p>(e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: NA</p>
ARTD-165212	Bug	<p>[PLATFORM] Fix compiler warning on file Platform_lpw.c</p> <p>Detailed description (how to reproduce it): No1: Compiler warning on gcc in file:</p> <p>Platform_lpw.c</p> <p>!image-2025-01-20-17-33-58-421.png!</p> <p>Preconditions: No1: gcc compiler</p> <p>Test Case ID (internal TC that caught the defect) optional: Platform_TS_COT_004</p> <p>Observed behavior: unused parameter 'pConfig' [-Wunused-parameter]</p> <p>Expected behavior: Not have warning</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Remove unused parameter 'pConfig' [-Wunused-parameter]</p>
ARTD-165399	Bug	<p>[FEE R21.11] EB,DS will report an error when the node does not exist</p> <p>Detailed description (how to reproduce it): EB,DS will report an error when the " FeeBufferAlignmentValue" node does not exist or may not be referenced</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: FEE_TC_001</p> <p>Observed behavior: EB,DS does not report an error when the " FeeBufferAlignmentValue" node does not exist or may not be referenced</p> <p>Expected behavior: EB,DS will report an error when the " FeeBufferAlignmentValue" node does not exist or may not be referencedEB, DS will report an error when the " FeeBufferAlignmentValue" node does not exist or may not be referenced</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-165918	Bug	<p>[lcu]The interrupt flag and the interrupt enable bit are cleared in the Lptmr_Icu_Ip_Init function when the LPTMR_ICU_STANDBY_WAKEUP_SUPPORT feature is enabled.</p> <p>Detailed description (how to reproduce it): The STANDBY_WAKEUP_SUPPORT feature is a non-autosar feature, it is necessary to keep the interrupt flag and interrupt enable bit value unchanged in the Icu_init function</p> <p>The Icu driver shall provide an optional configuration parameter to support wakeup IP operation across STANDBY.</p> <p>Per default this optional functionality and configuration parameters shall be disabled,.</p> <p>If the configuration parameter is enabled, the following shall be respected:</p> <p>The driver shall NOT CLEAR the interrupt flag or the interrupt enable bit, after a wakeup event. The driver shall make sure it will correctly service the wakeup event, if this event occurred before init. This is done to support the hardware functionality of IP's that may have flags set after the occurred wakeup event that leads to a memory clear."</p> <p>Notes: This might clash with Autosar requirements:</p> <p>[SWS_Icu_00061] The function Icu_Init shall disable all notifications. [SWS_Icu_00121] The function Icu_Init shall disable the wakeup-capability of all channels. [SWS_Icu_00054] The function Icu_Init shall only set the resources that are configured in the configuration file (including clearing of pending interrupt flags</p>

ID	Subtype	Headline and Description
		<p>Req ID: CPR_RTD_00403.icu</p> <p>however in the Lptmr_init function, when interrupt flag=1 and interrupt enable flag=1, this is not being done correctly interrupt flag and interrupt enable flag need to be kept as is:</p> <p>!image-2025-01-21-15-23-46-914.png!</p> <p>Preconditions: STD_ON ==LPTMR_ICU_STANDBY_WAKEUP_SUPPORT</p> <p>Test Case ID (internal TC that caught the defect) optional: Icu_TC_WBT_0040(Icu_TS_034)</p> <p>Observed behavior: The interrupt flag and the interrupt enable bit are cleared in the Lptmr_Icu_Ip_Init function when the LPTMR_ICU_STANDBY_WAKEUP_SUPPORT feature is enabled.</p> <p>Expected behavior: The interrupt flag and interrupt enable bit must be kept set in the Lptmr_Icu_Ip_Init function when the LPTMR_ICU_STANDBY_WAKEUP_SUPPORT feature is enabled.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: need to correct the condition so that the interrupt flag and interrupt enable flag remain the same in non-autosar stand by mode:</p> <p>!image-2025-01-21-15-27-33-356.png!</p>
ARTD-165961	Bug	<p>[S32K1_M24X 3.0.0][Port][develop] pau32Port_PinToPartitionMap generator different between EB and CT</p> <p>Detailed description (how to reproduce it): The pau32Port_PinToPartitionMap index value in array generator different between EB and CT.</p> <p>On EB: the index in pau32Port_PinToPartitionMap array shall loop and checking with "PortPinId" On CT: The index in pau32Port_PinToPartitionMap array shall loop and checking with "PortPin"</p> <p>Preconditions: PVT_PORT_S32XX_RTM_4.0.2_010</p> <p>Test Case ID (internal TC that caught the defect) optional: Dio_TS_200</p> <p>Observed behavior: on EB: Ex with portPin_L7 configuration with "{*}PortPin Id{*}" equal "{*}1{*}". The pau32Port_PinToPartitionMap value of portPin_L7 will be at position 0 in the pau32Port_PinToPartitionMap array. !image-2023-06-13-17-15-58-319.png! The same config portPin_L7 on CT the The pau32Port_PinToPartitionMap value of portPin_L7 will be at position 7 in the pau32Port_PinToPartitionMap array. !image-2023-06-13-17-17-53-448.png!</p> <p>Expected behavior: On CT: The pau32Port_PinToPartitionMap index in array mapping to "PortPin Id" value</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-166157	Bug	<p>[CAN] MainFunction_Read Buffer Allocation issue</p> <p>Detailed description (how to reproduce it): The customer use Driver in Polling mode with an Os that allocate the Stack dynamically and have a 5 Ms Task where he calls the Can_43_FLEXCAN_MainFunction_Read which > Can_43_FLEXCAN_Ipw_MainFunction_Read which allocates a buffer and pass the to the > FlexCAN_Ip_Receive and set the MB Status in RX if the receive will not happen at second call will call again this sequence but the message buffer could be allocated to other address and the FlexCAN_Ip_Receive will return status busy but will not set new address of the message buffer and keeps the older value from previous call.</p> <p>Preconditions: This describe the extracted flow of the sequences : Can_43_FLEXCAN_MainFunction_Read (); { Can_43_FLEXCAN_Ipw_MainFunction_Read (); { Flexcan_Ip_MsgBuffType ReceivedDataBuffer; //-> This changes every time we call the function, // because of the OS, the stack is dynamically allocated</p>

ID	Subtype	Headline and Description
		<pre> FlexCAN_Ip_Receive (ReceivedDataBuffer); { FlexCAN_StartRxMessageBufferData (ReceivedDataBuffer); { if (state->mbs[mb_idx].state != FLEXCAN_MB_IDLE) { result = FLEXCAN_STATUS_BUSY; // If I don't receive, I will keep entering here // The ReceivedDataBuffer may change its location every time we call the function } else { //We will enter here only if state == IDLE state->mbs[mb_idx].state = FLEXCAN_MB_RX_BUSY; // In the 1st call state->mbs[mb_idx].pMBmessage = ReceivedDataBuffer; } } } Test Case ID (internal TC that caught the defect) optional: N/A Observed behavior: This is happening in the OS context where the Tasks can have different allocation on the stack, between multiple calls. Expected behavior: Correct behavior to allocate each time call the correct buffer address. Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</pre>
ARTD-166261	Bug	<p>[Pwm] All trusted functions should not be defined as static or inline functions</p> <p>Detailed description (how to reproduce it): All trusted functions (*) should NOT be defined as static or inline functions(*), so OS Application can be able to call them from outside RTD driver. But Ftm_Pwm_Ip_SetSimOutputBufferEn defined as static or inline functions. Ensure these functions are defined without "static" or "inline" keywords, so OS Application can use "extern" keyword to declare and call them outside RTD drivers.</p> <p>!image-2025-01-23-17-25-59-817.png width=728,height=322!</p> <p>Preconditions: use USING_OS_AUTOSAROS and Ftm_Pwm_Ip_SetSimOutputBufferEn function.</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: Ftm_Pwm_Ip_SetSimOutputBufferEn defined as static or inline functions.</p> <p>Expected behavior: External function Ftm_Pwm_Ip_SetSimOutputBufferEn for user to use.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-167239	Bug	<p>[PLATFORM] System_Ip_TrustedFunctions.h is not included to plugin</p> <p>Detailed description (how to reproduce it): Missing System_Ip_TrustedFunctions.h in S32K1 and S32K5 plugin</p> <p>Preconditions: Using System_Ip_TrustedFunctions.h to extern privileged functions</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: Missing System_Ip_TrustedFunctions.h in S32K1 and S32K5 plugin</p> <p>Expected behavior: System_Ip_TrustedFunctions.h must be added into plugin</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: update Platform.mak to add System_Ip_TrustedFunctions.h to plugin</p>
ARTD-167830	New Feature	<p>[S32K1_M24X 3.0.0][WDG] Fix Misra rule 8.5</p> <p>NewWorkDescription:</p>

ID	Subtype	Headline and Description
		 <p>Requirement source: (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: 12351214: Create Wdg_Ipw_Irq.h and move "ISR(Wdg_Ipw_Isr);" from Wdg_Ipw_Irq.c to Wdg_Ipw_Irq.h Remove extern ISR(Wdg_Ipw_Isr); in Wdg_TestSetup.c & Wdg_TestSetup.h Add #include "Wdg_Ipw_Irq.h" in Wdg_Ipw_Cfg_Defines.h}}</p> <p>12351191: Move void Wdog_Ip_IrqHandler(uint8 Instance); from Wdog_Ip.c to Wdog_Ip.h Add #include "Wdog_Ip.h" & remove extern void Wdog_Ip_IrqHandler(uint8 Instance); in Wdg_Ipw_Irq.c Add #include "Wdog_Ip.h" & remove extern void Wdog_Ip_IrqHandler(uint8 Instance); in Wdog_Ip_Irq.c</p> <p>15650752: Remove extern void Wdg_CallbackNotification0(void); in Wdg_TestSetup.h}}</p>
ARTD-168364	Bug	<p>[BLN_RTD_4.7_S32K1XX_S32M24x_3.0.0][S32K1xx] Multiple problem have occurred when adding LinTrcv_43_AE</p> <p>Detailed description (how to reproduce it): 1. Create a project for S32K1xx attached RTD 2. Open Peripheral tool 3. Click 'Manage SDK component' option on toolbar 4. Add LinTrcv_43_AE</p> <p>Test Case ID (internal TC that caught the defect) optional: TL30_00380_01190</p> <p>Observed behavior: Multiple problems have occurred</p> <p>Expected behavior: If S32K1xx isn't support LinTrcv_43_AE, LinTrcv_43_AE should be removed or disabled</p>
ARTD-168768	Bug	<p>[MCU] Build failed due to cycling include when build with OsIfAutosarOsType</p> <p>Detailed description (how to reproduce it): M244: Build test Int_TS_COT_001 with OsIfOperatingSystemType = OsIfAutosarOsType</p> <p>Error: </p> <p>The root cause is when compiling with OsIfOperatingSystemType = OsIfAutosarOsType; Power_Ip_AEC_Types.h > include > Mcal.h > include > Os.h > include > Os_TrustedFunctions.h > Power_Ip_Types.h > Power_Ip_AEC_Types.h</p> <p>It is cycling include > that causes this error</p> <p>Preconditions: S32M244</p> <p>Test Case ID (internal TC that caught the defect) optional: Int_TS_COT_001</p> <p>Observed behavior: Compile error</p> <p>Expected behavior: Compile pass</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Remove Mcal.h from Power_Ip_AEC_Types.h</p>
ARTD-172615	Bug	<p>[Mem_Eep][S32K1 3.0.0] Update the description of Mem_Read() in UM</p> <p>Detailed description (how to reproduce it):</p> <p>Currently, the description of function Mem_Read() is incorrectly. The requirements relates to ECC can not implement as ECC correction can not detected. </p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: the description of function Mem_Read() is incorrectly.</p> <p>Expected behavior: the description of function Mem_Read() is correctly.</p>

ID	Subtype	Headline and Description
		<p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: update UM</p>
ARTD-172776	Bug	<p>[S32K1_M24X 3.0.0 FSRA Finding] MCL MISRA - subsequent code fixes</p> <p>NewWorkDescription: [ARTD-172493 code fixes: this is created to fully fix in code the FS findings in ARTD-172493] the function: hwv2AccInlineDmaCh_GetErrorStatus(uint32 LocHwCh, const Dma_lp_Hwv2InstRegType ptCh, uint32 const pValue) has inside an if causing MISRA issues 14.4</p> <p>Requirement source: [...] (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: [the function: hwv2AccInlineDmaCh_GetErrorStatus(uint32 LocHwCh, const Dma_lp_Hwv2InstRegType ptCh, uint32 const pValue) has inside an if causing MISRA issues " if(ptCh->reg_ERR >> LocHwCh)) " which will be changed to: " if(((ptCh->regErr >>LowCh) != FALSE))) "]]</p>
ARTD-173248	Bug	<p>[S32K1-S32M27x][MemAcc] Update code fix HIS_CALL, HIS_LEVEL</p> <p>Detailed description (how to reproduce it): HIS_LEVEL, HIS_CALL violations need to fixed</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: there are some HIS_CALL, HIS_LEVEL have not fix</p> <p>Expected behavior: They need to fixed</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Update driver code</p>


4.2 Change List for 2.0.0 P01

ID	Subtype	Headline and Description
ARTD-26302	New Feature	<p>[eep] Add support for multiple configurations in S32CT</p> <p>NewWorkDescription: Previously, we limited the number of functional groups (multiple configurations) to 1. Now we want to add support for multiple configurations (in the form of post-build variants and classic functional groups) so that we can also replicate in S32CT the module configurations from EB Tresos in which there are two or more post-build variants.</p> <p>Requirement source: SRS_BSW_00405 (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Read the newly introduced section ("13. Multiple Configurations") Make sure you have added the SYNC_VALUE and SYNC_SIZE options to each component setting that requires it Apply the changes shown in the source code references. The main points are:</p> <pre>{noformat} [!IF "var:defined('postBuildVariant')"]{noformat} translates to {noformat} if (useFglInfix()){noformat}</pre>

ID	Subtype	Headline and Description
		<p>The file names and configuration structures should not contain the variant infix when there's no selected post-build variant (actually, most of the changes you'll see in the references are done just to support this use-case)</p> <p>Sanity Check: Check that your driver can be successfully built in all three scenarios: ## ComponentGenerationMethod = EcucPostBuildVariants and VARIANT_NO = 0 ## ComponentGenerationMethod = EcucPostBuildVariants and VARIANT_NO > 1 (VARIANT_NO == 1 is the base case from which you started) ## ComponentGenerationMethod = FunctionalGroups (with at least 2 FGs configured in the project)</p> <p>Extensive Testing: By default, EB Tresos cannot generate variant aware EPC files without throwing a null pointer exception. To get around this limitation, the dreisoft.tresos.autosar2 plugin must be patched. To do this, download one of the two attached archives, depending on your EBT version, and extract it in ebt_root_dir/plugins.</p> <p># Go to your driver's plugin, open { }plugin.xml{ }, search for { }id="EPCGenerator"{ }, and set the value of parameter "allVariants" to { }"true"{ }. This will enable variant aware EPC file generation for your module. # Create a configuration with at least two post-build variants. The project will need EcuC for post-build variants to be enabled. The configuration should ideally use different values for nodes with postBuildVariantValue=TRUE and different list elements for nodes with postBuildVariantMultiplicity=TRUE. This will ensure that errors in variant handling can be easily caught later on while doing the diffs. # Generate the EPC files by right clicking on your project's configuration and select "Generate Project". If the 1st step has been carried out correctly, there will be a "PostBuildSelectableVariants.arxml" file in project_root_dir/output/output and your module's EPC file, lying inside the same directory, will contain lots of "VARIATION-POINT" elements. # Open S32DS and select File > Import > S32 Configuration Tools > Import ECU Configuration. Browse to the location where your EPC files are located within the EBT project and select at least your module's EPC file, EcuC's EPC file and PostBuildSelectableVariants.arxml. Check the "Import the configuration as a new one" radio button and select the processor / package / sdk version accordingly. # Go to the "Global settings" panel and make sure that ComponentGenerationMethod=EcucPostBuildVariants in the System component. # Select "Update Code" to generate your S32DS project files. Perform a comparison/diff of the generated files between S32DS and EBT. These files should be pretty much identical (sans whitespace or formatting) # Go to the "Global settings" panel again to generate the ECVD files (EcvdGenerationMethod=INDIVIDUAL, browse a location for EcvdOutputPath and click on the Generate Configuration button). Compare/diff your module's EPC file with your module's ECVD file. These files should be pretty much identical (sans whitespace or formatting) # The above steps tested the EBT->S32DS compatibility. To also test the S32DS->EBT compatibility, do the above steps in reverse. That is, start from an S32DS project with post-build variants, generate the ECVD files, import them into EBT, compare again the generated files and the configuration files.</p>
ARTD-58596	New Feature	<p>[EEP] [S32K1XX] Ftfc_Eep_Ip_Write propose improvement to prevent potential bug</p> <p>NewWorkDescription:</p> <p>Customer used Ftfc_Eep_Ip_Write() to write data from RAM to FlexRam</p> <p>1.pu8SrcAddress input parameter is 0x2000015f (unaligned with 4byte)</p> <p>2.PageSize is 4 byte</p> <p>3.FTFC_EEP_IP_ALIGNED_RAM_ACCESS option is STD_OFF</p> <p>When debug until function Ftfc_Eep_Ip_WriteIntoFlexram(): FTFC_EEP_IP_ALIGNED_RAM_ACCESS is off so RTD's EEPROM driver does not care for unaligned addresses of pu8SrcAddress and causes a HardFault on write: !image-2023-02-28-16-33-14-384.png! HardFault occurs when the LDR instruction accesses an address that is not aligned with 4 bytes of R1 (0x2000015F) As the S32K118 ARM Coretex-M0 Reference Manual states that access to unaligned addresses causes a HardFault !image-2023-02-28-16-34-23-197.png!</p> <p>Requirement source: N/A (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Ftfc_Eep_Ip_Write should return Fail if parameter is invalid for pu8SrcAddress, or we should document this point about parameter input for this function must be aligned with 4byte (or 2byte) address if PageSize is 4Byte (or 2byte) in the User Manual For further information, please check the propose workaround from customer in attachment[Request check the workaround.pdf]</p>
ARTD-75388	Bug	<p>[FIs] Wrong Interface QSPI in DS</p> <p>Detailed description (how to reproduce it): Wrong Interface QSPI in DS (IPL, HLD), different from EB.</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: TS_001</p> <p>Observed behavior: !image-2023-07-06-17-06-16-864.png!</p> <p>Expected behavior: Correct interface like EB: !image-2023-07-06-17-10-24-873.png!</p>

ID	Subtype	Headline and Description
		<p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-79740	Bug	<p>[Fls]Example K148 run fail because init mcu for K148</p> <p>Detailed description (how to reproduce it): Init Mcu fail because configuration mcu fail</p> <p>Preconditions: !image-2023-07-26-18-16-15-632.png!</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>Observed behavior:</p> <p>Expected behavior:</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-23417	Bug	<p>[fee] [S32CT] Incorrect enable attributes for ConfigTimeSupport fields</p> <p>Detailed description (how to reproduce it): Manually check the ConfigTimeSupport fields of the S32CT component / template</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: POST_BUILD_VARIANT_USED has enable="false" IMPLEMENTATION_CONFIG_VARIANT has enable="false"</p> <p>Expected behavior: POST_BUILD_VARIANT_USED has enable="false" if and only if postBuildVariantSupport="false" in the config set's options_expr. IMPLEMENTATION_CONFIG_VARIANT has enable="true" or no enable attribute (which is equivalent to enable="true").</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: POST_BUILD_VARIANT_USED has enable="false" if and only if postBuildVariantSupport="false" in the config set's options_expr. IMPLEMENTATION_CONFIG_VARIANT has enable="true" or no enable attribute (which is equivalent to enable="true").</p>
ARTD-25882	Bug	<p>[FLS] Write data error when the data size will go over the sector boundary</p> <p>Detailed description (how to reproduce it): when writing data on a sector in asynchronous mode and if this data length causes spanning, it will causes errors. After code analyze, this is a bug which the low level driver process a wrong sector index when the write data need to cross sectors. And this issue exist in both K1 and K3 RTD.</p> <p>Preconditions: write data in async mode, and the write data size will across the sector edge.</p> <p>Test Case ID (internal TC that caught the defect) optional: None</p> <p>Observed behavior: write data error</p> <p>Expected behavior: Write data normally</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: add the index variable when the case happened in the low level driver, can refer to the MCAL code.</p>
ARTD-25946	Bug	<p>[FEE] Warnings of zero-initialized variables with compiler IAR</p> <p>Detailed description (how to reproduce it): When building Fee driver with IAR compiler, there are some warnings appear, because of zero-initialized variables still have explicit zero-initializers</p> <p>Root cause: there was an incorrect fixing for{color}{color:#172b4d} compiler warning, it did not follow the rule of zero-initialized variables in "CLEARED" memory sections</p> <p>[https://bitbucket.sw.nxp.com/projects/ARTD/repos/fee/pull-requests/117/diff#generic/src/Fee.c]</p>

ID	Subtype	Headline and Description
		<p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: There are compiler warning on IAR</p> <p>Expected behavior: There are no warnings</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Remove all explicit zero-initializers in the "CLEARED" memory sections.</p> <p>Following the guideline in the ticket: https://jira.sw.nxp.com/browse/ARTD-12239</p>
ARTD-26477	Bug	<p>[FLS] [QSPI] SEQID is treated as a LUT index</p> <p>Detailed description (how to reproduce it): In the functions mentioned below the lut parameter is actually a sequence ID, and not a LUT index: Qspi_Ip_IpWrite}} Qspi_Ip_IpRead}} Qspi_Ip_IpCommand}} Besides the confusion, the functional defect is that the parameter is checked against the maximum number of LUT registers: DEV_ASSERT_QSPI(lut < QuadSPI_LUT_COUNT);}}</p> <p>Preconditions: none</p> <p>Test Case ID (internal TC that caught the defect) optional: no TC</p> <p>Observed behavior: the check is too permissive</p> <p>Expected behavior: we should differentiate between the id of the sequence and the index of the LUT register</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>Besides the functional change proposed below, a better naming of the parameters would be suited: DEV_ASSERT_QSPI(SeqId < QuadSPI_LUT_COUNT / FEATURE_QSPI_LUT_SEQUENCE_SIZE);}}</p>
ARTD-26603	Bug	<p>[Fls][S32ZE_EAR_080] Remove include "Os.h" in Fls.h for avoiding build failed re-declared function</p> <p>Detailed description (how to reproduce it): Since Os.h has been updated as https://bitbucket.sw.nxp.com/projects/ARTD/repos/os/pull-requests/35/diff#generic/include/Os.h: Build failed occur (re-declare ResumeAllInterrupts() and SuspendAllInterrupts()) on GHS if USER_MODE enable .</p> <p>Preconditions: Osif_Internal.h defines the above APIs already</p> <p>Test Case ID (internal TC that caught the defect) optional: All test build on GHS with USER_MODE enable</p> <p>Observed behavior: Build failed on GHS.</p> <p>Expected behavior: Fls.h shall be updated</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-41522	New Feature	<p>[FLS][QSPI] Add support to escape from being stuck in BUSY state</p> <p>The customer's code will be stuck in the BUSY state after several read/write operations, until timeout, and loopback again and then still BUSY and timeout.</p> <pre>do { / Add Fault Injection point for FR_ILLINE flag / MCAL_FAULT_INJECTION_POINT(FLS_FIP_FR_ERROR_ABORTSUSPEND); status = Qspi_Ip_ControllerGetStatus(controllerInstance); Fls_Qspi_u32ElapsedTicks = OsIf_GetElapsed(and Fls_Qspi_u32CurrentTicks, (OsIf_CounterType)QSPI_IP_TIMEOUT_TYPE); if ((STATUS_QSPI_IP_BUSY == status) and and (Fls_Qspi_u32ElapsedTicks >= Fls_Qspi_u32TimeoutTicks)) { (void) Det_ReportRuntimeError((uint16)FLS_MODULE_ID, FLS_INSTANCE_ID, FLS_MAINFUNCTION_ID, FLS_E_TIMEOUT);</pre>

ID	Subtype	Headline and Description
		<pre>status = STATUS_QSPI_IP_TIMEOUT; } } while (STATUS_QSPI_IP_BUSY == status);</pre> <p>Customer's general boot flow:</p> <ol style="list-style-type: none"> 1. BootROM(QSPI AHB): using QSPI reconfig parameter 133MHz DDR mode 2. bootloader(QSPI AHB)-> reuse BootROM settings 3. M7 AutoSRA(QSPI AHB)-> will call Fls_Init function, after do some write and read, using AHB read via DMA to load uboot code 4. U-boot <p>Questions:</p> <ol style="list-style-type: none"> 1. The API to reset QSPI after the timeout invoked by monitoring the 'BUSY'. Now, we're trying with Fls_IPW_InitControllers. Please see the attached mail to get the detailed modification. This seems can fix their currently BUSY issue. Is it reasonable ? 2. If the AHB reading is invoked during the Fls operation, is it possible to get the QSPI stuck at 'BUSY' state ? 3. The API to provide the status of flash/qspi which could tell that the AHB reading by the other software module is safe. Currently, below APIs are being used. / Start DMA transfer / if(1==Fls_GetStatus() and and (2==Fls_GetJob())) { /*AHB read code*/ } 4. The recommended setting of the timeout to monitor the 'BUSY'. Please see the attached mail to get the details. Do we have some suggestions about those timeout values?
ARTD-55453	Bug	<p>[fls] [GENERAL] PLUGINS_DIR should point to RTD plugin folder instead of EB Tresos plugin folder in readme.txt</p> <p>Detailed description (how to reproduce it): In readme.txt file, the following sentence: PLUGINS_DIR The path to the Tresos plugins directory</p>  <p>In fact, PLUGINS_DIR should point to RTD plugin folder instead of EB Tresos plugin folder in readme.txt</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: PLUGINS_DIR points to EB Tresos plugin folder in readme.txt, which is incorrect.</p> <p>Expected behavior: PLUGINS_DIR should point to RTD plugin folder instead of EB Tresos plugin folder in readme.txt.</p> <p>PLUGINS_DIR The path to the RTD plugins directory Ex: PLUGINS_DIR = C:/NXP/SW32_RTD/eclipse/plugins Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: PLUGINS_DIR should point to RTD plugin folder :</p> <p>PLUGINS_DIR The path to the RTD plugins directory Ex: PLUGINS_DIR = C:/NXP/SW32_RTD/eclipse/plugins</p>
ARTD-74367	Bug	<p>[EEP] Redundant macro in config file in precompile mode</p> <p>Detailed description (how to reproduce it): Preconditions: Variant with precompile</p> <p>Test Case ID (internal TC that caught the defect) - optional: Eep_TS_001</p> <p>Observed behavior: Redundant macro in config file eep_cfg.h in precompile mode</p> <p>Expected behavior: Remove this marco.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution - optional: Update config file</p>
ARTD-78743	Bug	<p>[Fls] HardFault_Handler when enable User mode support</p> <p>Detailed description (how to reproduce it): HardFault_Handler when enable User mode support.</p> <p>Preconditions: N/A</p>

ID	Subtype	Headline and Description
		<p>Test Case ID (internal TC that caught the defect) - optional: TS_001</p> <p>Observed behavior:</p> <p>Expected behavior: Run pass when enable user mode support</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution - optional: [...]</p>
ARTD-79240	Bug	<p>[FIs] HardFault_Handler when enable User mode support Detailed description (how to reproduce it): Example K144W run fail for Init MCU</p> <p>Preconditions: MCu no PLL not enable</p> <p>Test Case ID (internal TC that caught the defect) - optional:</p> <p>Observed behavior:</p> <p>Expected behavior:</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution - optional: [...]</p>
ARTD-75388	Bug	<p>[FIs] Wrong Interface QSPI in DS</p> <p>Detailed description (how to reproduce it): Wrong Interface QSPI in DS (IPL, HLD), different from EB.</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) - optional: TS_001</p> <p>Observed behavior:</p> <p>Expected behavior: Correct interface like EB:</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution - optional: [...]</p>
ARTD-55132	Bug	<p>[FLS]There is no any Mcal interface to enable clock gate for Qspi in RTD software of S32K148</p> <p>Detailed description (how to reproduce it): [When user want to enable the Qspi based on the RTD_4.4_S43K1XX_1.0.1_HF01 software, the timeout error was detected which can lead to FIs initialization failure. The process for duplication as following.</p> <p>1st. Step: Create new project of S32K148 processor in EB Tresos Studio</p> <p>2nd. Step: Configure the FIs and other essential modules in the EB Tresos Studio(Refer to the example of FIs)</p> <p>3rd. Step: Integrate the generated code and RTD source file in a project based on S32DS environment.</p> <p>4th. Step: Initial the Qspi driver through FIs_Init interface</p> <p>5th. Step: Debugging with S32K148 Evb board and the Qspi timeout error happened during FIs initialization phase.</p> <p>]</p> <p>Preconditions: [</p> <p>Software environment need to be installed</p> <p>Processor: S32K148 (Based on hardware 700-29644 REV X1)</p> <p>EB Tresos Studio version: 27.1.0</p>


ID	Subtype	Headline and Description
		<p>RTD (Real Time Driver) version: 1.0.1 Hot Fix 01</p> <p>]</p> <p>Test Case ID (internal TC that caught the defect) - optional: [None]</p> <p>Observed behavior: [After research from my side, the root cause should be there is no any interface for enable Qspi clock gate.</p> <p>For AB testing, adding code for enable Qspi clock gate. After that, the Qspi is initialized successfully and the data can be read correctly from Qspi flash chip.</p> <p>]</p> <p>Expected behavior: [There shall be an interface for enable clock gate of Qspi in RTD software.]</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution - optional: [...]</p>

4.3 Change List for 2.0.0

ID	Subtype	Headline and Description
ARTD-14554	New Feature	<p>[S32DS 3.5][Regression] Board folder should be excluded after detach SDK</p> <p>Scenario 1: [S32DS 3.5][Regression] Board folder should be excluded after detach SDK</p> <p>Precondition:* Open S32DS B210723 which installed package *SW32G2_RTD_4.4_2.0.0_HF03_DS_updatesite_D2106.zip</p> <p>Test Case: # Create project enable SDK S32CT for any processors (ex: S32G274A Rev2) # Right-click on project → SDKs → Detach SDK # Check board and SDK folder</p> <p>Observed behavior: SDK folder is excluded but board folder is still *included</p> <p>Expected behavior: SDK and board folder should be excluded after detach SDK</p> <p>Note: This issue does not occur in S32DS 3.4 Update 1 Release SW32G2_RTD_4.4_2.0.0_HF03_DS_updatesite_D2106.zip!</p> <p>Scenario 2: [S32DS 3.5] RTD folder should be excluded after detach SDK</p> <p>Precondition:* Open S32DS 3.5 release which installed package S32R_RTD_4_4_BETA_0_9_0_DS_updatesite_2207_signed_RC01.zip</p> <p>Test Case: # Create project enable RTD S32CT for S32R418AA # Right-click on project → SDKs → Detach SDK # Check board and RTD folder</p> <p>Observed behavior: Board folder is excluded but the RTD folder is still included</p> <p>Expected behavior: RTD and board folder should be excluded after detaching SDK.</p> <p>Scenario 3: [S32DS 3.5] SDK folder should be excluded after detaching the SDK</p> <p>Precondition:* Open S32DS 3.5 U1 which installed package S32S247TV SDK 0.8.1 # Create project enable RTD S32CT for S32S247TV SDK # Right-click on project → SDKs → Detach SDK # Check board and RTD folder</p> <p>Observed behavior: Board folder is excluded but the SDK folder is still included</p> <p>Expected behavior: SDK and board folder should be excluded after detaching SDK.</p>
ARTD-15063	New Feature	RTD MCAL Example project makefile optimization

ID	Subtype	Headline and Description
		<p>For the example projects included in the RTD MCAL, the GCC compiler will rebuild all files even if only one source file is modified a little bit.</p> <p>Is it possible to optimize the make file or the build script file so that only the modified source files are built when we run the "make build" command?</p>
ARTD-18753	Bug	<p>[mcu] Analysis the consistent between functionalities requirement and driver implementation</p> <p>Situation:</p> <p>During the last minutes of S32K3 1.0.0, we used an owner tool to check the consistent between requirement and source code implementation and found some drivers that have the inconsistent between the functions' requirements and drivers implementation. Something is really to fix in the below scenarios:</p> <p>Miss or redundant parameters. Platform is declared mark for this situation</p> <p>Wrong function name</p> <p>Functions are not expose to Users (in header files)</p> <p>We already fixed in Platform, LIN, MCL, MCU, LIN, SENT, FLS, ADC, SAI drivers.</p> <p>The rests should be analysis and dig into the inconsistent if it is wrong or not.</p> <p>The following 3 categories were found :</p> <p>The functions are declared in "*.h" files of driver code (exported to user) but not included in "ReqExport.txt" file (no requirement are found in Doors > no traceability > no test)</p> <p>The functions are found in "ReqExport.txt" (requirement exists) but the functions are not declared in "*.h" files of driver code (are not present for user)</p> <p>The function name is found in both "ReqExport.txt" and in "*.h" file but there is at least one mismatch on data type, variable name,</p> <p>Proposal:</p> <p>With the remaining findings, please to:</p> <p>This ticket should perform after requirement analysis ticket</p> <p>Export all requirement and take a review to conclude the consistent between requirement and implementation. Please take a review on Crucible, the checklist at attachment.</p> <p>In the case there is the needed to update driver or to update requirement, please create a ticket to implement and link to this ticket</p> <p>For each driver, analysis and resolution should be completed with relevant information</p> <p>Reference:</p> <p>Findings from S32K3 1.0.0 release (attachment), as optional</p> <p>Contact SW Testers to provide the latest results for each drivers (it's mandatory input)</p>
ARTD-18762	Bug	<p>[Base] Driver and requirement are inconsistent</p> <p>Detailed description (how to reproduce it):</p> <p>There are 3 requirements that are inconsistent between Requirements and Driver code</p> <p>!image-2021-10-26-16-17-07-413.png!thumbnail!</p> <p>Preconditions:</p> <p>Requirement baseline: 26.3 INTREQ_BASE_RTD_4.4_SJA11XX_0.9.0_I03</p> <p>Base tag: BASE_258</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>NA</p> <p>Observed behavior:</p> <p>See detail description</p> <p>Expected behavior:</p> <p>The requirement and driver should be consistent</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>Create ITWG ticket to update internal requirements</p>
ARTD-19058	New Feature	<p>[ETH][NETC] Implement scatter gather on transmission</p> <p>NewWorkDescription:</p> <p>Allow sending multiple buffer pointers using a single Send command.</p> <p>For example:</p> <p>buffer1 = headers of the frame (dest mac, src mac, eth type, tcp header, etc.)</p>

ID	Subtype	Headline and Description
		<p>buffer2 = payload</p> <p>One single send command will bring the 2 buffers together in one single frame</p> <p>Requirement source: Internal requirement (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Use the buffer descriptor chaining feature to do this</p>
ARTD-19289	New Feature	<p>[UART] - Support Loopback mode on Uart driver</p> <p>NewWorkDescription: Support Loopback mode transfer</p> <p>Requirement source: RM.pdf</p> <p>Proposed solution optional: Add a check in configurator in order to put the driver in loopback or not</p> <p>Configure the driver accordingly</p> <p>Add testcase to validate the feature.</p>
ARTD-22020	New Feature	<p>[ETH]Add infix support in the Eth driver</p> <p>NewWorkDescription: Add infix support in the Eth driver</p> <p>Requirement source: Planned activity (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional:</p> <p>For having separate and independent namespaces, drivers with the defined multiplicity greater than 1 need to have their name extended with an infix.</p> <p>Steps:</p> <p>Outside of the driver: Add in Base a new MemMap Eth_43_NETC_MemMap.h generated for the new naming Add in Rte new SchM files SchM_Eth_43_NETC.c and SchM_Eth_43_NETC.h generated for the new naming</p> <p>In the driver: Add in the HLD and IPW M4 tags that will be replaced with the infix The files need to be renamed, the types, the functions, etc. Do not rename the types and defines that are specified in Eth_GeneralTypes. Those need to keep their name, as they will be used as defined by all Eth drivers (if more drivers are present in a project) Update the xdm file to change the package name and use the short_name of the driver instead of MODULE_NAME where needed Update the mak file of the driver to rename all files and to propagate the m4_infix_value in all needed files</p> <p>In the tests: Change the xdm configuration for the tests to use the new format Change the mak file of the tests to compile the correct plugin folder Create a wrapper file Eth.h which includes Eth_43_NETC.h and redefines all needed macros, typedefs and functions to point to the newly named entities</p>
ARTD-23108	Bug	<p>[I2s] Flexio supports only 1 Master or Slave channel</p> <p>On K1, Flexio has 4 shifters/timers. So it can support max 2 masters or 1 slave per derivatives. For K3 it will be higher since it has 8 shifters/timers</p> <p>But configurator support max 1 master or 1 slave for K1. This requires some changes in codegen</p> <p>Fix Master and Slave cannot work if the first resource index number is odd</p> <p>Add devtest to verify the new feature with multiple flexio configuration on K3</p> <p>Remove I2sNumLogicChn node from configurator</p>
ARTD-23359	Bug	<p>[I2C] Wrong variable of I2c_ErrorCallback</p> <p>Detailed description (how to reproduce it):</p> <p>Project: C:\NXP\SW32_RT_D_4.4_3.0.0\eclipse\plugins\I2c_TS_T40D11M30I0R0\examples\EBT I2c_HLD_Transfer_S32G274A_M7</p> <p>EB treos: DMA was in disable state. Disable I2c_Callback, Enable I2c_ErrorCallback.</p> <p>!image-2022-01-24-11-15-02-761.png!width=515,height=330!</p> <p>I2c_Ipw.c :</p> <p>!image-2022-01-24-11-16-52-969.png!width=878,height=103!</p>

ID	Subtype	Headline and Description
		<p>I2C_EVENT_DMA_TRANSFER_ERROR_MASTER could not be found in I2c_lpw.c* file result to building failed.</p> <p>But I found I2C_MASTER_EVENT_DMA_TRANSFER_ERROR in I2c_lp_Callbacks.h.</p> <p>I2c_lp_Callbacks.h :</p>  <p>So, I doubt it should be "I2C_MASTER_EVENT_DMA_TRANSFER_ERROR" instead of "I2C_EVENT_DMA_TRANSFER_ERROR_MASTER" in I2c_lpw.c.</p> <p>Please help to check it. Thanks.</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: N/A</p> <p>Expected behavior: N/A</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-23384	Bug	<p>[WDG]There are some data types mismatch between EBT and CT</p> <p>There are some value mismatches between EBT and CT. Please see for example the attached file.</p> <p>[VALIDATION] Mismatch between the types of EPD:WdgClockValue (ECUC-INTEGGER-PARAM-DEF) and CT:WdgClockValue (info)</p> <p>[VALIDATION] EPD:WdgEcucPartitionRef has multiplicity, but CT:WdgEcucPartitionRef is not an array</p> <p>[VALIDATION] EPD:WdgExternalConfiguration has multiplicity, but CT:WdgExternalConfiguration is not an array</p> <p>[VALIDATION] EPD:WdgExternalContainerRef has multiplicity, but CT:WdgExternalContainerRef is not an array</p> <p>Verify EPD/EPC support for HLD and IPLD. Please refer to [this post on Teams https://teams.microsoft.com/l/message/19:e451c595d3ba410c8f9c1f5efc19a8a3@thread.tacv2/1606904026692?tenantId=686ea1d3-bc2b-4c6f-a92c-d99c5c301635&groupId=f9dec68-7b74-4101-a4d2-ad54e86f727f&parentMessageId=1606904026692&teamName=Zebra&channelName=Configuration%20(code%2C%20DS%2C%20EB%2C%20etc)&createdTime=1606904026692] for additional details. From the presentation, the main focus should be on the following sections:</p> <p>Mapping XDM to Component</p> <p>EPD Importer</p> <p>EPD Generation</p> <p>EPC Importer</p> <p>EPC Generation</p>
ARTD-23425	Bug	<p>[lin] [S32CT] Incorrect enable attributes for ConfigTimeSupport fields</p> <p>Detailed description (how to reproduce it): Manually check the ConfigTimeSupport fields of the S32CT component / template</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: POST_BUILD_VARIANT_USED has enable="false" IMPLEMENTATION_CONFIG_VARIANT has enable="false"</p> <p>Expected behavior: POST_BUILD_VARIANT_USED has enable="false" if and only if postBuildVariantSupport="false" in the config set's options_expr. IMPLEMENTATION_CONFIG_VARIANT has enable="true" or no enable attribute (which is equivalent to enable="true").</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: POST_BUILD_VARIANT_USED has enable="false" if and only if postBuildVariantSupport="false" in the config set's options_expr. IMPLEMENTATION_CONFIG_VARIANT has enable="true" or no enable attribute (which is equivalent to enable="true").</p>
ARTD-23433	Bug	<p>[port] [S32CT] Incorrect enable attributes for ConfigTimeSupport fields</p> <p>Detailed description (how to reproduce it): Manually check the ConfigTimeSupport fields of the S32CT component / template</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p>

ID	Subtype	Headline and Description
		<p>Observed behavior: POST_BUILD_VARIANT_USED has enable="false" IMPLEMENTATION_CONFIG_VARIANT has enable="false"</p> <p>Expected behavior: POST_BUILD_VARIANT_USED has enable="false" if and only if postBuildVariantSupport="false" in the config set's options_expr. IMPLEMENTATION_CONFIG_VARIANT has enable="true" or no enable attribute (which is equivalent to enable="true").</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: POST_BUILD_VARIANT_USED has enable="false" if and only if postBuildVariantSupport="false" in the config set's options_expr. IMPLEMENTATION_CONFIG_VARIANT has enable="true" or no enable attribute (which is equivalent to enable="true").</p>
ARTD-23442	Bug	<p>[uart] [S32CT] Incorrect enable attributes for ConfigTimeSupport fields</p> <p>Detailed description (how to reproduce it): Manually check the ConfigTimeSupport fields of the S32CT component / template</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: POST_BUILD_VARIANT_USED has enable="false" IMPLEMENTATION_CONFIG_VARIANT has enable="false"</p> <p>Expected behavior: POST_BUILD_VARIANT_USED has enable="false" if and only if postBuildVariantSupport="false" in the config set's options_expr. IMPLEMENTATION_CONFIG_VARIANT has enable="true" or no enable attribute (which is equivalent to enable="true").</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: POST_BUILD_VARIANT_USED has enable="false" if and only if postBuildVariantSupport="false" in the config set's options_expr. IMPLEMENTATION_CONFIG_VARIANT has enable="true" or no enable attribute (which is equivalent to enable="true").</p>
ARTD-23563	Bug	<p>[MCU] Power mode change notification not work without Mcu_InitClock</p> <p>{_*Detailed description (how to reproduce it):*_}{*_}{*_}</p> <p>Test case is to check power change notification feature without Mcu_InitClock</p> <p>System clock before VLPR mode (picture 1) is FIRC</p> <p>System clock after back to Run mode from VLPR mode (picture 2) is SIRC</p> <p>Issue: power moder change notification feature can not make system clock back to FIRC</p> <p>Preconditions: [...]</p> <p>Test Case ID (internal TC that caught the defect) optional: Mcu_TC_0593</p> <p>Observed behavior: System clock source change after exit from VLPR mode</p> <p>Expected behavior: System clock source not change before and after exit from VLPR mode</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Fix this funtion like this :</p> <pre>void Clock_Ip_PowerModeChangeNotification(Clock_Ip_PowerModesType PowerMode,Clock_Ip_PowerNotificationType Notification) { static boolean copy = FALSE; if(copy == FALSE) { copy = TRUE; Clock_Ip_Command(Clock_Ip_pxConfig, CLOCK_IP_INITIALIZE_CLOCK_OBJECTS_COMMAND); } Clock_Ip_ClockPowerModeChangeNotification(PowerMode, Notification); }</pre>

ID	Subtype	Headline and Description
ARTD-23614	Bug	<p>[Base] -fdump-ipa-all shall not be used in project setting by default</p> <p>Detailed description (how to reproduce it):</p> <p>See the report from Mike and an internal user below for DS3.4</p> <p>Seems the makefile generator for GCC ARM is enabling a GCC developer option, fdump-ipa-all. This option dumps internal GCC optimization information – not useful to the user.</p> <p>In this case, a user is getting an error. I suppose in most cases, the dump file would be created and destroyed without the user ever knowing it was created.</p> <p>Since this is a GCC developer option, no user would ever have any use for it, so it is a bit mysterious why it should show up in projects.</p> <p>I searched some of my 3.4 projects and found the flag in the some of the projects' arg files.</p> <p>...</p> <p>I"C:/Users/nxa10550/workspaceS32DS.3.4/project.zip_expanded/Crypto_Aes_Enc_Dec/generate/src"</p> <p>I"C:/Users/nxa10550/workspaceS32DS.3.4/project.zip_expanded/Crypto_Aes_Enc_Dec/generate/include"</p> <p>Os</p> <p>fshort-enums</p> <p>funsigned-char</p> <p>fstack-usage</p> <p>fdump-ipa-all</p> <p>fomit-frame-pointer</p> <p>Looking a bit closer – could this have come from an RTD project imported from somewhere else because the "Other optimization flags" string field is apparently set.</p> <p>./cproject: <option id="gnu.c.compiler.option.optimization.flags.1148268502" name="Other optimization flags" superClass="gnu.c.compiler.optio</p> <p>n.optimization.flags" useByScannerDiscovery="false" value="-fshort-enums funsigned-char fstack-usage fdump-ipa-all fomit-frame-pointer fno-zero-initialized-in-bss" valueType="string"/></p> <p>This appears also in a new application project</p> <p>see attached email.</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: see above</p> <p>Expected behavior: see above</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-23610	Bug	<p>[SPI][S32K1XX] Half Duplex Slave Transmitter 1bit CPOL_CPHA=HIGH_LEADING run fail</p> <p>Detailed description (how to reproduce it): Half Duplex Slave Transmitter 1bit CPOL_CPHA=HIGH_LEADING run fail.</p> <p>Preconditions: [...]</p> <p>Test Case ID (internal TC that caught the defect) optional: Spi_TS_122 cfg_sets=3</p>

ID	Subtype	Headline and Description
		<p>Observed behavior: Half Duplex Slave Transmitter 1bit CPOL_CPHA=HIGH_LEADING run fail.</p> <p>Expected behavior: Half Duplex Slave Transmitter 1bit CPOL_CPHA=HIGH_LEADING run pass.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-23630	Bug	<p>[CAN] Driver is not compiling when using INFIX check on S32CT</p> <p>Detailed description (how to reproduce it): Driver is not compiling when using INFIX. There are multiple variables that are infixed in some of the places, not in all places.</p> <p>There are 2 methods of adding infix using M4, it is almost impossible to keep track of the infix method based on the file.</p> <p>There is no INFIX in the IP DRIVER. Flex LLCE will use the IP driver data structures in the interface, so it can't compile along FlexLLCE driver on the host side.</p> <p>Preconditions: Generate the driver using infix</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: Not compiling</p> <p>{ }*Expected behavior:*{ }To compile</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Fix Compile error.</p> <p>Stick to only one way of adding infix.</p> <p>Add INFIX to IP driver.</p>
ARTD-23643	Bug	<p>[PORT] Inconsistent file name and component references</p> <p>Detailed description (how to reproduce it): Inconsistent casing between the driver file names and the references from CT components. This makes the build/generate stage fail on Linux environments which are case sensitive.</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: NA</p> <p>Expected behavior: NA</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Check and ensure all file names and the places where they are referenced, will use the exact same case. See the attached email for more details.</p>
ARTD-23682	New Feature	<p>[PORT] Change the define names to not contain derivatives name</p> <p>NewWorkDescription: [https://bitbucket.sw.nxp.com/projects/ARTD/repos/port/pull-requests/410/overview?commentId=1104467] [Radu-Andrei Brasoveanu https://bitbucket.sw.nxp.com/users/nxa19269] i would advise in creating a follow up ticket for entire code and changing the define names to not contain derivatives name. more suitable will be to use something like: FEATURE_PORT_CI_PORT_IP_PCR_MUXING}} Requirement source: NA (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Change the define names to not contain derivatives name.</p>

ID	Subtype	Headline and Description
ARTD-23702	Bug	<p>[Wdg] When WdgDevErrorDetect disabled, some generated defines are not used</p> <p>Detailed description (how to reproduce it): When WdgDevErrorDetect disabled, some generated defines are not used MISRA C-2012 Rule 2.5 1164 Advisory Low Quality Macro "WDG_TIMEOUT_VALUE_ARRAY" is defined but never used. /ARTD-CIW55-9/sources/SJA11XX_4.4/output/SJA11XX_SJA1110/wdg/Wdg_TS_Shared_000_cfgPB_CORE0/generate_tresos/include/Wdg_Cfg_Defines.h 228 Intentional Dismissed This violation requires information for indirect service mode MISRA C-2012 Rule 2.5 1164 Advisory Low Quality Macro "WDG_IPW_TIMEOUT_VALUE_ARRAY" is defined but never used. /ARTD-CIW55-9/sources/SJA11XX_4.4/output/SJA11XX_SJA1110/wdg/Wdg_TS_Shared_000_cfgPB_CORE0/generate_tresos/include/Wdg_Ipw_Cfg_Defines.h</p> <p>Preconditions: Direct service mode disabled</p> <p>Test Case ID (internal TC that caught the defect) optional: N.A.</p> <p>Observed behavior: See description</p> <p>Expected behavior: Defines are not generated if not used</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Only generate when WdgDevErrorDetect enabled in both S32CT and EBT</p>
ARTD-23845	Bug	<p>[MCL] Remove DMA Enable Start option for DMA Transfer configuration</p> <p>Changing Enable Start in the configuration tool does not change the generated structure</p> <p>!image-2022-02-09-10-02-10-091.png!</p>
ARTD-23850	Bug	<p>[CAN] Driver is not compiling when using INFIX</p> <p>Detailed description (how to reproduce it): Driver is not compiling when using INFIX. There are multiple variables that are infixed in some of the places, not in all places.</p> <p>There are 2 methods of adding infix using M4, it is almost impossible to keep track of the infix method based on the file.</p> <p>There is no INFIX in the IP DRIVER. Flex LLCE will use the IP driver data structures in the interface, so it can't compile along FlexLLCE driver on the host side.</p> <p>Preconditions: Generate the driver using infix</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: Not compiling</p> <p>{ }*Expected behavior: { }To compile</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Fix Compile error. Stick to only one way of adding infix. Add INFIX to IP driver.</p>
ARTD-23858	Bug	<p>Customer reported issue adding driver Flexio_Uart to S32CT Peripherals on S32K148 project</p> <p>Customer experience is reported in S32DS Community site: [https://community.nxp.com/t5/S32-Design-Studio/S32Design-Studio-Error-when-adding-Flexio-Uart-driver/m-p/1418438#M8249]</p> <p>Description below is from S32DS Support Team's reproduction of the issue.</p> <p>Detailed description (how to reproduce it): Issue is easily reproduced</p> <ol style="list-style-type: none"> 1. Create New Project from Example 'Gpio_Dio_ToggleLed_S32K148' 2. Open S32CT Peripherals tool. 3. Add new driver Flexio_Uart

ID	Subtype	Headline and Description
		<p>Preconditions:</p> <ol style="list-style-type: none"> 1. S32 Design Studio v3.4 installed 2. S32K1xx Development Package installed 3. RTD S32K1 1.0.0 installed <p>Observed behavior:</p> <ol style="list-style-type: none"> 1. Error message: Execution of javascript function hasExclusiveOwnership failed <p>An error has occurred. See error log for more details.</p> <pre>PeripheralExpressionException[Description: Execution of javascript function hasExclusiveOwnership failed Function: execScriptFunction(valid, valid, valid, valid, valid) Contexts: WrappedContext[source_context = ExpressionContext[child_context = ChildContext[\$this = Flexio_Uart.GeneralConfiguration.UartDevErrorDetect \$instance = Flexio_Uart_1 \$group = BOARD_InitPeripherals]]] ExpressionContext[child_context = ChildContext[\$this = Flexio_Uart.GeneralConfiguration.UartDevErrorDetect \$instance = Flexio_Uart_1 \$group = BOARD_InitPeripherals]] ExpressionContext[child_context = ChildContext[\$this = Flexio_Uart.GeneralConfiguration.UartDevErrorDetect \$instance = Flexio_Uart_1 \$group = BOARD_InitPeripherals]]]</pre> <p>Expected behavior:</p> <p>No error should be reported</p>
ARTD-23864	Bug	<p>[BASE][S32CT] Code generation failed during RTD - LLCE integration</p> <p>Detailed description (how to reproduce it):</p> <p>While creating a project with multiple drivers, including LLCE modules and Dio, the code generation was failed.</p> <p>Preconditions:</p> <p>Integrating Dio from RTD_3.0.0 and LLCE modules from LLCE_1.0.3</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>N/A</p> <p>Observed behavior:</p> <p>The following error was shown:</p> <p>!image-2022-02-25-09-39-48-908.png!</p> <p>Expected behavior:</p> <p>The project can be generated without any error.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>A temporary solution is to add a requireScript in dio_codegenerator.js file. It is needed because "index" was somewhere initiated, and requireScript reimport index function to make sure that Dio can get the correct "index"</p> <p>!image-2022-02-25-09-42-58-349.png!</p>
ARTD-23906	Bug	<p>[WDG] Generated code by 3rd party tool is incorrect when /ActiveEcuC/Wdg is defined</p> <p>Detailed description (how to reproduce it):</p> <p>Generated code by 3rd party tool is incorrect when /ActiveEcuC/Wdg is defined in the configuration file instead of /Wdg/Wdg.</p> <p>Preconditions:</p> <p>Generated code by 3rd party tool, /ActiveEcuC/Wdg is defined in the configuration file</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>N/A</p> <p>Observed behavior:</p> <p>Generated code by 3rd party tool is incorrect when /ActiveEcuC/Wdg is defined in the configuration file instead of /Wdg/Wdg.</p> <p>Expected behavior:</p> <p>Generated code should be correct regardless the node definitions.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>There was a known issue from MCAL (e.g. MCAL-2875 in which:</p>

ID	Subtype	Headline and Description
		<p>The autosar path Mod/ELEMENTS/Mod (where Mod is module name, for example Adc, Mcu, Resource etc.) must not be used in code generation templates (Mod_PBcfg.c, Mod_Cfg.c) to reference other nodes. The reason is that this path does not exist if there is used third party configuration tool. This leads to generation errors as node is not found.</p> <p>The solution would be replace the ././././Wdg/ELEMENTS/Wdg by: node:refs('ASPathDataOfSchema:/AUTOSAR/Wdg')</p>
ARTD-23915	New Feature	<p>[adc] Adjust range of integer node in EB due to limitation of java</p> <p>NewWorkDescription: Previously, we implement integer node has maximum range from [TPS_GST_00008]: 9223372036854775808 .. 18446744073709551615 but in latest release node of EB28, it state that: Deviating from the AUTOSAR traceable [TPS_GST_00008], the formula language in terpreter of EB tresos Studio supports only the signed 64-bit range for integer values, i. e. from 0x8000000000000000 (-9223372036854775808) to 0x7fffffffffffffff (9223372036854775807).</p> <p>The formula language parser of EB tresos Studio is implemented in Java. It uses the long primitive type for integer values and therefore can only support the restricted range.</p> <p>Requirement source: Please try to generate vsmd report using EB 28.2 if you got no error, please ignore this ticket. If you got some errors, you might see this warning in log prompt from EB on terminal (eg: ADC):</p> <p>This is a restriction of tresos Studio. The value is automatically restricted to 9223372036854775807. WARNING 22-03-08,11:28:58 (23016) The MAX attribute (describing the maximum allowed value for the parameter AdcPowerState with current value 18446744073709551615 defined in file D:\Git_rtd\tools\tresos_plugin_builder\make\...\output\leclipse\plugins\Adc_TS_T31D53M8I0R0\autosar\Adc_s32e27x_bga975.epd at line 4981) is greater than 64 bit signed integer. This is a restriction of tresos Studio. The value is automatically restricted to 9223372036854775807.</p> <p>{_*}Error EcucSws_1007: For Integer and Float Parameters the MIN values must be >= and the MAX values <= as in the StMD. (see example in VSMD report of ADC in attachment*{_*}{_*})</p> <p>Proposed solution optional: To elimilate warning and error on vsmd report, we need to implement a fix to change the range of integer node adapt with EB</p> <p>example: Before*</p> <pre><v:var name="AdcChannelConvTime" type="INTEGER"> <a:da name="INVALID" type="Range"> <a:tst expr="and lt;=18446744073709551615"/> <a:tst expr="and gt;0"/> </a:da> </v:var></pre> <p>Example: After fixed</p> <pre><v:var name="AdcChannelConvTime" type="INTEGER"> <a:da name="INVALID" type="Range"> <a:tst expr="and lt;=9223372036854775807"/> <a:tst expr="and gt;0"/> </a:da> </v:var></pre> <p>The range of all integer nodes should be limit from 0x8000000000000000 (-9223372036854775808) to 0x7fffffffffffffff (9223372036854775807).</p>
ARTD-23977	New Feature	<p>[can] [S32CT] Update code generation to work in JS strict mode</p> <p>NewWorkDescription:</p> <p>Note: Only Peripherals Tool's components are affected{color}*.</p> <p>There has been an update to the System module: System scripts now run in strict mode and contain include guards to protect against multiple inclusion System utilities / functions have been made read-only Code templates are now evaluated in strict mode so that developers can be aware of overwriting existing variables or using undeclared variables*.</p> <p>Requirement source: Consequence of https://jira.sw.nxp.com/browse/ARTD-23864 (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: What you have to do: ## Open S32DS's logging file (swtools.log) or launch the program with console logging activated (e.g. run ".\s32ds.exe consoleLog in CMD/PowerShell) ## Create a new project and instantiate your high-level / low-level component.</p>

ID	Subtype	Headline and Description
		<p>## Fix the encountered errors related to your component. Most of them will be along the lines of "ReferenceError: <variable_name> is not defined" or "TypeError: <variable_name> is not a writable property of [object global]". Both can be resolved by simply defining the offending variable using "var".</p> <p>## Remove inclusions of "refsSolver.js" in your code templates or code generator scripts. If there's an API you need from that file which is not provided in codegeneratorUtils.js, please let me know.</p>
ARTD-23983	New Feature	<p>[dio] [S32CT] Update code generation to work in JS strict mode</p> <p>NewWorkDescription:</p> <p>Note: Only Peripherals Tool's components are affected{color}*.</p> <p>There has been an update to the System module: System scripts now run in strict mode and contain include guards to protect against multiple inclusion System utilities / functions have been made read-only Code templates are now evaluated in strict mode so that developers can be aware of overwriting existing variables or using undeclared variables*.</p> <p>Requirement source: Consequence of https://jira.sw.nxp.com/browse/ARTD-23864 (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: What you have to do: ## Open S32DS's logging file (swtools.log) or launch the program with console logging activated (e.g. run ".\s32ds.exe consoleLog in CMD/PowerShell) ## Create a new project and instantiate your high-level / low-level component. ## Fix the encountered errors related to your component. Most of them will be along the lines of "ReferenceError: <variable_name> is not defined" or "TypeError: <variable_name> is not a writable property of [object global]". Both can be resolved by simply defining the offending variable using "var". ## Remove inclusions of "refsSolver.js" in your code templates or code generator scripts. If there's an API you need from that file which is not provided in codegeneratorUtils.js, please let me know.</p>
ARTD-23994	New Feature	<p>[i2c] [S32CT] Update code generation to work in JS strict mode</p> <p>NewWorkDescription:</p> <p>Note: Only Peripherals Tool's components are affected{color}*.</p> <p>There has been an update to the System module: System scripts now run in strict mode and contain include guards to protect against multiple inclusion System utilities / functions have been made read-only Code templates are now evaluated in strict mode so that developers can be aware of overwriting existing variables or using undeclared variables*.</p> <p>Requirement source: Consequence of https://jira.sw.nxp.com/browse/ARTD-23864 (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: What you have to do: ## Open S32DS's logging file (swtools.log) or launch the program with console logging activated (e.g. run ".\s32ds.exe consoleLog in CMD/PowerShell) ## Create a new project and instantiate your high-level / low-level component. ## Fix the encountered errors related to your component. Most of them will be along the lines of "ReferenceError: <variable_name> is not defined" or "TypeError: <variable_name> is not a writable property of [object global]". Both can be resolved by simply defining the offending variable using "var". ## Remove inclusions of "refsSolver.js" in your code templates or code generator scripts. If there's an API you need from that file which is not provided in codegeneratorUtils.js, please let me know.</p>
ARTD-24005	New Feature	<p>[port] [S32CT] Update code generation to work in JS strict mode</p> <p>NewWorkDescription:</p> <p>Note: Only Peripherals Tool's components are affected{color}*.</p> <p>There has been an update to the System module: System scripts now run in strict mode and contain include guards to protect against multiple inclusion System utilities / functions have been made read-only Code templates are now evaluated in strict mode so that developers can be aware of overwriting existing variables or using undeclared variables*.</p> <p>Requirement source: Consequence of https://jira.sw.nxp.com/browse/ARTD-23864 (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: What you have to do: ## Open S32DS's logging file (swtools.log) or launch the program with console logging activated (e.g. run ".\s32ds.exe consoleLog in CMD/PowerShell) ## Create a new project and instantiate your high-level / low-level component. ## Fix the encountered errors related to your component. Most of them will be along the lines of "ReferenceError: <variable_name> is not defined" or "TypeError: <variable_name> is not a writable property of [object global]". Both can be resolved by simply defining the offending variable using "var". ## Remove inclusions of "refsSolver.js" in your code templates or code generator scripts. If there's an API you need from that file which is not provided in codegeneratorUtils.js, please let me know.</p>
ARTD-24006	New Feature	<p>[pwm] [S32CT] Update code generation to work in JS strict mode</p>

ID	Subtype	Headline and Description
		<p>NewWorkDescription:</p> <p>Note: Only Peripherals Tool's components are affected{color}*.</p> <p>There has been an update to the System module: System scripts now run in strict mode and contain include guards to protect against multiple inclusion System utilities / functions have been made read-only Code templates are now evaluated in strict mode so that developers can be aware of overwriting existing variables or using undeclared variables*.</p> <p>Requirement source: Consequence of https://jira.sw.nxp.com/browse/ARTD-23864 (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: What you have to do: ## Open S32DS's logging file (swtools.log) or launch the program with console logging activated (e.g. run ".\s32ds.exe consoleLog in CMD/PowerShell) ## Create a new project and instantiate your high-level / low-level component. ## Fix the encountered errors related to your component. Most of them will be along the lines of "ReferenceError: <variable_name> is not defined" or "TypeError: <variable_name> is not a writable property of [object global]". Both can be resolved by simply defining the offending variable using "var". ## Remove inclusions of "refsSolver.js" in your code templates or code generator scripts. If there's an API you need from that file which is not provided in codegeneratorUtils.js, please let me know.</p>
ARTD-24008	New Feature	<p>[rm] [S32CT] Update code generation to work in JS strict mode</p> <p>NewWorkDescription:</p> <p>Note: Only Peripherals Tool's components are affected{color}*.</p> <p>There has been an update to the System module: System scripts now run in strict mode and contain include guards to protect against multiple inclusion System utilities / functions have been made read-only Code templates are now evaluated in strict mode so that developers can be aware of overwriting existing variables or using undeclared variables*.</p> <p>Requirement source: Consequence of https://jira.sw.nxp.com/browse/ARTD-23864 (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: What you have to do: ## Open S32DS's logging file (swtools.log) or launch the program with console logging activated (e.g. run ".\s32ds.exe consoleLog in CMD/PowerShell) ## Create a new project and instantiate your high-level / low-level component. ## Fix the encountered errors related to your component. Most of them will be along the lines of "ReferenceError: <variable_name> is not defined" or "TypeError: <variable_name> is not a writable property of [object global]". Both can be resolved by simply defining the offending variable using "var". ## Remove inclusions of "refsSolver.js" in your code templates or code generator scripts. If there's an API you need from that file which is not provided in codegeneratorUtils.js, please let me know.</p>
ARTD-24012	New Feature	<p>[spi] [S32CT] Update code generation to work in JS strict mode</p> <p>NewWorkDescription:</p> <p>Note: Only Peripherals Tool's components are affected{color}*.</p> <p>There has been an update to the System module: System scripts now run in strict mode and contain include guards to protect against multiple inclusion System utilities / functions have been made read-only Code templates are now evaluated in strict mode so that developers can be aware of overwriting existing variables or using undeclared variables*.</p> <p>Requirement source: Consequence of https://jira.sw.nxp.com/browse/ARTD-23864 (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: What you have to do: ## Open S32DS's logging file (swtools.log) or launch the program with console logging activated (e.g. run ".\s32ds.exe consoleLog in CMD/PowerShell) ## Create a new project and instantiate your high-level / low-level component. ## Fix the encountered errors related to your component. Most of them will be along the lines of "ReferenceError: <variable_name> is not defined" or "TypeError: <variable_name> is not a writable property of [object global]". Both can be resolved by simply defining the offending variable using "var". ## Remove inclusions of "refsSolver.js" in your code templates or code generator scripts. If there's an API you need from that file which is not provided in codegeneratorUtils.js, please let me know.</p>
ARTD-24015	New Feature	<p>[wdg] [S32CT] Update code generation to work in JS strict mode</p> <p>NewWorkDescription:</p> <p>Note: Only Peripherals Tool's components are affected{color}*.</p> <p>There has been an update to the System module: System scripts now run in strict mode and contain include guards to protect against multiple inclusion System utilities / functions have been made read-only</p>

ID	Subtype	Headline and Description
		<p>Code templates are now evaluated in strict mode so that developers can be aware of overwriting existing variables or using undeclared variables*.</p> <p>Requirement source: Consequence of https://jira.sw.nxp.com/browse/ARTD-23864 (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: What you have to do: ## Open S32DS's logging file (swtools.log) or launch the program with console logging activated (e.g. run ".\s32ds.exe consoleLog in CMD/PowerShell) ## Create a new project and instantiate your high-level / low-level component. ## Fix the encountered errors related to your component. Most of them will be along the lines of "ReferenceError: <variable_name> is not defined" or "TypeError: <variable_name> is not a writable property of [object global]". Both can be resolved by simply defining the offending variable using "var". ## Remove inclusions of "refsSolver.js" in your code templates or code generator scripts. If there's an API you need from that file which is not provided in codegeneratorUtils.js, please let me know.</p>
ARTD-24018	New Feature	<p>[DIO] Change the define names to not contain derivatives name</p> <p>NewWorkDescription: https://bitbucket.sw.nxp.com/projects/ARTD/repos/port/pull-requests/410/overview?commentId=1104467 [Radu-Andrei Brasoveanu]https://bitbucket.sw.nxp.com/users/nxa19269 i would advise in creating a follow up ticket for entire code and changing the define names to not contain derivatives name. more suitable will be to use something like: FEATURE_PORT_CI_PORT_IP_PCR_MUXING}} Requirement source: NA (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Change the define names to not contain derivatives name.</p>
ARTD-24111	New Feature	<p>[adc] [S32CT] Update code generation to work in JS strict mode</p> <p>NewWorkDescription:</p> <p>Note: Only Peripherals Tool's components are affected{color}*.</p> <p>There has been an update to the System module: System scripts now run in strict mode and contain include guards to protect against multiple inclusion System utilities / functions have been made read-only Code templates are now evaluated in strict mode so that developers can be aware of overwriting existing variables or using undeclared variables*.</p> <p>Requirement source: Consequence of https://jira.sw.nxp.com/browse/ARTD-23864 (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: What you have to do: ## Open S32DS's logging file (swtools.log) or launch the program with console logging activated (e.g. run ".\s32ds.exe consoleLog in CMD/PowerShell) ## Create a new project and instantiate your high-level / low-level component. ## Fix the encountered errors related to your component. Most of them will be along the lines of "ReferenceError: <variable_name> is not defined" or "TypeError: <variable_name> is not a writable property of [object global]". Both can be resolved by simply defining the offending variable using "var". ## Remove inclusions of "refsSolver.js" in your code templates or code generator scripts. If there's an API you need from that file which is not provided in codegeneratorUtils.js, please let me know.</p>
ARTD-24454	Bug	<p>[MCU] When setting Mcu Register Values Optimization is enable, mcu can not init</p> <p>Detailed description (how to reproduce it): When setting Mcu Register Values Optimization is enable, MCU can not init !screenshot-1.png!thumbnail! Issue2: Improvement generation script: 2 list MCU.CMU_FC.Address.List} and {MCU.CMU_FC.List} contain same information: cmuInstance and cmuMonitorname.-> using string operation and add function macro to use 1 list only try "constrains" to avoid using multiple #IF to check McuCmuName</p> <p>Preconditions: [...]</p> <p>Test Case ID (internal TC that caught the defect) optional: [...]</p> <p>Observed behavior: hardfault when call MCU_initclock() Expected behavior: MCU_initclock() run fine</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.</p> <p>Proposed solution optional: [...]</p>
ARTD-24479	New Feature	<p>[base] add Can_TimestampType to Can_GeneralType.h</p> <p>NewWorkDescription:</p>

ID	Subtype	Headline and Description
		<p>as defined by EA_RTD_00109 !image-2022-03-16-18-21-24-594.png!</p> <p>Can_TimeStampType*__ should be available via Can_GeneralType.h</p> <p>Requirement source: [...] (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: add typedef struct</p> <pre>{ uint32 nanoseconds; /**< brief Nanoseconds part of the time. / uint32 seconds; /**< brief Seconds part of the time. / }</pre> <p>}Can_TimeStampType;</p>
ARTD-24504	New Feature	<p>[S32CT] Prepare environment for multiple configurations support</p> <p>NewWorkDescription: Prepare environment for multiple configurations support</p> <p>Requirement source: [SRS_BSW_00405] (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Prepare environment for multiple configurations support</p>
ARTD-25461	Bug	<p>[I2S] SAI DMA transfer counts limited by 32767, but no assert/warning by RTD</p> <p>Detailed description (how to reproduce it): [Invoke "void Sai_Ip_Send(const uint8 u8Instance, const uint8 const aData[], const uint32 u32Count)"] with more than 32767 counts]</p> <p>Preconditions: [SAI work in DMA transfer mode]</p> <p>Test Case ID (internal TC that caught the defect) optional: [SFDC CN 00456190]</p> <p>Observed behavior: [Only part of the u32Count can be transferred, the DMA TCD major loop counts CITTER[0-14] which will cut lower 15-bits width of the total "u32Count"]</p> <p>Expected behavior: [all of the u32Count data can be transferred, or a warning/assert to indicate the input param out of range]</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [Software divided the source data to multiple slices, and ensure each of the slice data counts under the "DMA mode, 32767 counts" limitation]</p>
ARTD-25626	Bug	<p>[ADC] Adc physical channel name gives error when duplicated in channel configuration array</p> <p>Detailed description (how to reproduce it): When configuring the channels configuration array, setting more than one physical channel with the same value results in an error, even if the control channel value is different. On K1, multiple control channels can be associated with a single physical channel so this is a valid configuration.</p> <p>Preconditions: Project with Adc_Ip component.</p> <p>Observed behavior: Error is given with valid configuration.</p> <p>Expected behavior: No errors.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-25640	New Feature	<p>[BASE] Update compatibility.xml for S3K1XX, S32ZSE</p> <p>NewWorkDescription:</p>

ID	Subtype	Headline and Description
		<p>Update compatible.xml for S3K1XX, S32ZSE and SJA11XX.</p> <p>Requirement source: (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional:</p>
ARTD-25732	New Feature	<p>[adc] Rename Base to BaseNXP in EBT and Oslf to BaseNXP in S32CT</p> <p>NewWorkDescription: Actions that need to be taken: All schema files have to be updated (.xdm, .component) Effort mitigated by attached script Testing makefiles (with dependency on Base) have to be updated (in theory, only in common.mak) Effort mitigated by attached script All test configuration files for Base have to be updated: For XDM configuration files Effort mitigated by attached script For MEX configuration files Manually performed (the script can't help here since the structure of Oslf has been drastically changed in S32CT to match the one from EBT) Have to update input.json files if they are referencing Base Effort mitigated by attached script</p> <p>Requirement source: EB Request (refer to linked tickets) (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Copy the attached script in the root directory of your driver's repository and execute it from there in Cygwin (./RenameBase.sh) Re-configure Oslf in the MEX configuration files. Regenerate examples to check that everything is working fine again.</p>
ARTD-25733	New Feature	<p>[build_env] Rename Base to BaseNXP in EBT and Oslf to BaseNXP in S32CT</p> <p>NewWorkDescription: Actions that need to be taken: All schema files have to be updated (.xdm, .component) Effort mitigated by attached script Testing makefiles (with dependency on Base) have to be updated (in theory, only in common.mak) Effort mitigated by attached script All test configuration files for Base have to be updated: For XDM configuration files Effort mitigated by attached script For MEX configuration files Manually performed (the script can't help here since the structure of Oslf has been drastically changed in S32CT to match the one from EBT) Have to update input.json files if they are referencing Base Effort mitigated by attached script</p> <p>Requirement source: EB Request (refer to linked tickets) (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Copy the attached script in the root directory of your driver's repository and execute it from there in Cygwin (./RenameBase.sh) Re-configure Oslf in the MEX configuration files. Regenerate examples to check that everything is working fine again.</p>
ARTD-25734	New Feature	<p>[can] Rename Base to BaseNXP in EBT and Oslf to BaseNXP in S32CT</p> <p>NewWorkDescription: Actions that need to be taken: All schema files have to be updated (.xdm, .component) Effort mitigated by attached script Testing makefiles (with dependency on Base) have to be updated (in theory, only in common.mak) Effort mitigated by attached script All test configuration files for Base have to be updated: For XDM configuration files Effort mitigated by attached script For MEX configuration files Manually performed (the script can't help here since the structure of Oslf has been drastically changed in S32CT to match the one from EBT) Have to update input.json files if they are referencing Base Effort mitigated by attached script</p> <p>Requirement source: EB Request (refer to linked tickets) (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Copy the attached script in the root directory of your driver's repository and execute it from there in Cygwin (./RenameBase.sh) Re-configure Oslf in the MEX configuration files. Regenerate examples to check that everything is working fine again.</p>
ARTD-25735	New Feature	<p>[crc] Rename Base to BaseNXP in EBT and Oslf to BaseNXP in S32CT</p> <p>NewWorkDescription: Actions that need to be taken: All schema files have to be updated (.xdm, .component) Effort mitigated by attached script Testing makefiles (with dependency on Base) have to be updated (in theory, only in common.mak) Effort mitigated by attached script All test configuration files for Base have to be updated: For XDM configuration files Effort mitigated by attached script For MEX configuration files Manually performed (the script can't help here since the structure of Oslf has been drastically changed in S32CT to match the one from EBT) Have to update input.json files if they are referencing Base Effort mitigated by attached script</p> <p>Requirement source: EB Request (refer to linked tickets)</p>

ID	Subtype	Headline and Description
		<p>(e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Copy the attached script in the root directory of your driver's repository and execute it from there in Cygwin (./RenameBase.sh) Re-configure Oslf in the MEX configuration files. Regenerate examples to check that everything is working fine again.</p>
ARTD-25736	New Feature	<p>[crypto] Rename Base to BaseNXP in EBT and Oslf to BaseNXP in S32CT</p> <p>NewWorkDescription: Actions that need to be taken: All schema files have to be updated (.xdm, .component) Effort mitigated by attached script Testing makefiles (with dependency on Base) have to be updated (in theory, only in common.mak) Effort mitigated by attached script All test configuration files for Base have to be updated: For XDM configuration files Effort mitigated by attached script For MEX configuration files Manually performed (the script can't help here since the structure of Oslf has been drastically changed in S32CT to match the one from EBT) Have to update input.json files if they are referencing Base Effort mitigated by attached script</p> <p>Requirement source: EB Request (refer to linked tickets) (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Copy the attached script in the root directory of your driver's repository and execute it from there in Cygwin (./RenameBase.sh) Re-configure Oslf in the MEX configuration files. Regenerate examples to check that everything is working fine again.</p>
ARTD-25741	New Feature	<p>[dio] Rename Base to BaseNXP in EBT and Oslf to BaseNXP in S32CT</p> <p>NewWorkDescription: Actions that need to be taken: All schema files have to be updated (.xdm, .component) Effort mitigated by attached script Testing makefiles (with dependency on Base) have to be updated (in theory, only in common.mak) Effort mitigated by attached script All test configuration files for Base have to be updated: For XDM configuration files Effort mitigated by attached script For MEX configuration files Manually performed (the script can't help here since the structure of Oslf has been drastically changed in S32CT to match the one from EBT) Have to update input.json files if they are referencing Base Effort mitigated by attached script</p> <p>Requirement source: EB Request (refer to linked tickets) (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Copy the attached script in the root directory of your driver's repository and execute it from there in Cygwin (./RenameBase.sh) Re-configure Oslf in the MEX configuration files. Regenerate examples to check that everything is working fine again.</p>
ARTD-25744	New Feature	<p>[eep] Rename Base to BaseNXP in EBT and Oslf to BaseNXP in S32CT</p> <p>NewWorkDescription: Actions that need to be taken: All schema files have to be updated (.xdm, .component) Effort mitigated by attached script Testing makefiles (with dependency on Base) have to be updated (in theory, only in common.mak) Effort mitigated by attached script All test configuration files for Base have to be updated: For XDM configuration files Effort mitigated by attached script For MEX configuration files Manually performed (the script can't help here since the structure of Oslf has been drastically changed in S32CT to match the one from EBT) Have to update input.json files if they are referencing Base Effort mitigated by attached script</p> <p>Requirement source: EB Request (refer to linked tickets) (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Copy the attached script in the root directory of your driver's repository and execute it from there in Cygwin (./RenameBase.sh) Re-configure Oslf in the MEX configuration files. Regenerate examples to check that everything is working fine again.</p>
ARTD-25745	New Feature	<p>[eth] Rename Base to BaseNXP in EBT and Oslf to BaseNXP in S32CT</p> <p>NewWorkDescription: Actions that need to be taken: All schema files have to be updated (.xdm, .component) Effort mitigated by attached script Testing makefiles (with dependency on Base) have to be updated (in theory, only in common.mak) Effort mitigated by attached script All test configuration files for Base have to be updated: For XDM configuration files Effort mitigated by attached script For MEX configuration files Manually performed (the script can't help here since the structure of Oslf has been drastically changed in S32CT to match the one from EBT) Have to update input.json files if they are referencing Base Effort mitigated by attached script</p> <p>Requirement source: EB Request (refer to linked tickets) (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p>

ID	Subtype	Headline and Description
		<p>Proposed solution optional: Copy the attached script in the root directory of your driver's repository and execute it from there in Cygwin (./RenameBase.sh) Re-configure Oslf in the MEX configuration files. Regenerate examples to check that everything is working fine again.</p>
ARTD-25750	New Feature	<p>[gpt] Rename Base to BaseNXP in EBT and Oslf to BaseNXP in S32CT</p> <p>NewWorkDescription: Actions that need to be taken: All schema files have to be updated (.xdm, .component) Effort mitigated by attached script Testing makefiles (with dependency on Base) have to be updated (in theory, only in common.mak) Effort mitigated by attached script All test configuration files for Base have to be updated: For XDM configuration files Effort mitigated by attached script For MEX configuration files Manually performed (the script can't help here since the structure of Oslf has been drastically changed in S32CT to match the one from EBT) Have to update input.json files if they are referencing Base Effort mitigated by attached script</p> <p>Requirement source: EB Request (refer to linked tickets) (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Copy the attached script in the root directory of your driver's repository and execute it from there in Cygwin (./RenameBase.sh) Re-configure Oslf in the MEX configuration files. Regenerate examples to check that everything is working fine again.</p>
ARTD-25751	New Feature	<p>[i2c] Rename Base to BaseNXP in EBT and Oslf to BaseNXP in S32CT</p> <p>NewWorkDescription: Actions that need to be taken: All schema files have to be updated (.xdm, .component) Effort mitigated by attached script Testing makefiles (with dependency on Base) have to be updated (in theory, only in common.mak) Effort mitigated by attached script All test configuration files for Base have to be updated: For XDM configuration files Effort mitigated by attached script For MEX configuration files Manually performed (the script can't help here since the structure of Oslf has been drastically changed in S32CT to match the one from EBT) Have to update input.json files if they are referencing Base Effort mitigated by attached script</p> <p>Requirement source: EB Request (refer to linked tickets) (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Copy the attached script in the root directory of your driver's repository and execute it from there in Cygwin (./RenameBase.sh) Re-configure Oslf in the MEX configuration files. Regenerate examples to check that everything is working fine again.</p>
ARTD-25752	New Feature	<p>[i2s] Rename Base to BaseNXP in EBT and Oslf to BaseNXP in S32CT</p> <p>NewWorkDescription: Actions that need to be taken: All schema files have to be updated (.xdm, .component) Effort mitigated by attached script Testing makefiles (with dependency on Base) have to be updated (in theory, only in common.mak) Effort mitigated by attached script All test configuration files for Base have to be updated: For XDM configuration files Effort mitigated by attached script For MEX configuration files Manually performed (the script can't help here since the structure of Oslf has been drastically changed in S32CT to match the one from EBT) Have to update input.json files if they are referencing Base Effort mitigated by attached script</p> <p>Requirement source: EB Request (refer to linked tickets) (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Copy the attached script in the root directory of your driver's repository and execute it from there in Cygwin (./RenameBase.sh) Re-configure Oslf in the MEX configuration files. Regenerate examples to check that everything is working fine again.</p>
ARTD-25755	New Feature	<p>[lin] Rename Base to BaseNXP in EBT and Oslf to BaseNXP in S32CT</p> <p>NewWorkDescription: Actions that need to be taken: All schema files have to be updated (.xdm, .component) Effort mitigated by attached script Testing makefiles (with dependency on Base) have to be updated (in theory, only in common.mak) Effort mitigated by attached script All test configuration files for Base have to be updated: For XDM configuration files Effort mitigated by attached script For MEX configuration files Manually performed (the script can't help here since the structure of Oslf has been drastically changed in S32CT to match the one from EBT) Have to update input.json files if they are referencing Base Effort mitigated by attached script</p> <p>Requirement source: EB Request (refer to linked tickets) (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p>

ID	Subtype	Headline and Description
		<p>Proposed solution optional: Copy the attached script in the root directory of your driver's repository and execute it from there in Cygwin (./RenameBase.sh) Re-configure Oslf in the MEX configuration files. Regenerate examples to check that everything is working fine again.</p>
ARTD-25756	New Feature	<p>[mcl] Rename Base to BaseNXP in EBT and Oslf to BaseNXP in S32CT</p> <p>NewWorkDescription: Actions that need to be taken: All schema files have to be updated (.xdm, .component) Effort mitigated by attached script Testing makefiles (with dependency on Base) have to be updated (in theory, only in common.mak) Effort mitigated by attached script All test configuration files for Base have to be updated: For XDM configuration files Effort mitigated by attached script For MEX configuration files Manually performed (the script can't help here since the structure of Oslf has been drastically changed in S32CT to match the one from EBT) Have to update input.json files if they are referencing Base Effort mitigated by attached script</p> <p>Requirement source: EB Request (refer to linked tickets) (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Copy the attached script in the root directory of your driver's repository and execute it from there in Cygwin (./RenameBase.sh) Re-configure Oslf in the MEX configuration files. Regenerate examples to check that everything is working fine again.</p>
ARTD-25757	New Feature	<p>[mcu] Rename Base to BaseNXP in EBT and Oslf to BaseNXP in S32CT</p> <p>NewWorkDescription: Actions that need to be taken: All schema files have to be updated (.xdm, .component) Effort mitigated by attached script Testing makefiles (with dependency on Base) have to be updated (in theory, only in common.mak) Effort mitigated by attached script All test configuration files for Base have to be updated: For XDM configuration files Effort mitigated by attached script For MEX configuration files Manually performed (the script can't help here since the structure of Oslf has been drastically changed in S32CT to match the one from EBT) Have to update input.json files if they are referencing Base Effort mitigated by attached script</p> <p>Requirement source: EB Request (refer to linked tickets) (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Copy the attached script in the root directory of your driver's repository and execute it from there in Cygwin (./RenameBase.sh) Re-configure Oslf in the MEX configuration files. Regenerate examples to check that everything is working fine again.</p>
ARTD-25763	New Feature	<p>[port] Rename Base to BaseNXP in EBT and Oslf to BaseNXP in S32CT</p> <p>NewWorkDescription: Actions that need to be taken: All schema files have to be updated (.xdm, .component) Effort mitigated by attached script Testing makefiles (with dependency on Base) have to be updated (in theory, only in common.mak) Effort mitigated by attached script All test configuration files for Base have to be updated: For XDM configuration files Effort mitigated by attached script For MEX configuration files Manually performed (the script can't help here since the structure of Oslf has been drastically changed in S32CT to match the one from EBT) Have to update input.json files if they are referencing Base Effort mitigated by attached script</p> <p>Requirement source: EB Request (refer to linked tickets) (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Copy the attached script in the root directory of your driver's repository and execute it from there in Cygwin (./RenameBase.sh) Re-configure Oslf in the MEX configuration files. Regenerate examples to check that everything is working fine again.</p>
ARTD-25765	New Feature	<p>[pwm] Rename Base to BaseNXP in EBT and Oslf to BaseNXP in S32CT</p> <p>NewWorkDescription: Actions that need to be taken: All schema files have to be updated (.xdm, .component) Effort mitigated by attached script Testing makefiles (with dependency on Base) have to be updated (in theory, only in common.mak) Effort mitigated by attached script All test configuration files for Base have to be updated: For XDM configuration files Effort mitigated by attached script For MEX configuration files Manually performed (the script can't help here since the structure of Oslf has been drastically changed in S32CT to match the one from EBT) Have to update input.json files if they are referencing Base Effort mitigated by attached script</p> <p>Requirement source: EB Request (refer to linked tickets) (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional:</p>

ID	Subtype	Headline and Description
		Copy the attached script in the root directory of your driver's repository and execute it from there in Cygwin (./RenameBase.sh) Re-configure Oslf in the MEX configuration files. Regenerate examples to check that everything is working fine again.
ARTD-25766	New Feature	[qd] Rename Base to BaseNXP in EBT and Oslf to BaseNXP in S32CT NewWorkDescription: Actions that need to be taken: All schema files have to be updated (.xdm, .component) Effort mitigated by attached script Testing makefiles (with dependency on Base) have to be updated (in theory, only in common.mak) Effort mitigated by attached script All test configuration files for Base have to be updated: For XDM configuration files Effort mitigated by attached script For MEX configuration files Manually performed (the script can't help here since the structure of Oslf has been drastically changed in S32CT to match the one from EBT) Have to update input.json files if they are referencing Base Effort mitigated by attached script Requirement source: EB Request (refer to linked tickets) (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: Copy the attached script in the root directory of your driver's repository and execute it from there in Cygwin (./RenameBase.sh) Re-configure Oslf in the MEX configuration files. Regenerate examples to check that everything is working fine again.
ARTD-25767	New Feature	[rm] Rename Base to BaseNXP in EBT and Oslf to BaseNXP in S32CT NewWorkDescription: Actions that need to be taken: All schema files have to be updated (.xdm, .component) Effort mitigated by attached script Testing makefiles (with dependency on Base) have to be updated (in theory, only in common.mak) Effort mitigated by attached script All test configuration files for Base have to be updated: For XDM configuration files Effort mitigated by attached script For MEX configuration files Manually performed (the script can't help here since the structure of Oslf has been drastically changed in S32CT to match the one from EBT) Have to update input.json files if they are referencing Base Effort mitigated by attached script Requirement source: EB Request (refer to linked tickets) (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: Copy the attached script in the root directory of your driver's repository and execute it from there in Cygwin (./RenameBase.sh) Re-configure Oslf in the MEX configuration files. Regenerate examples to check that everything is working fine again.
ARTD-25873	New Feature	[eth] Rename Oslf to BaseNXP in S32CT NewWorkDescription: Actions that need to be taken: All schema files have to be updated (.xdm, .component) Effort mitigated by attached script Testing makefiles (with dependency on Base) have to be updated (in theory, only in common.mak) Effort mitigated by attached script All test configuration files for Base have to be updated: For XDM configuration files Effort mitigated by attached script For MEX configuration files Manually performed (the script can't help here since the structure of Oslf has been drastically changed in S32CT to match the one from EBT) Have to update input.json files if they are referencing Base Effort mitigated by attached script Requirement source: EB Request (refer to linked tickets) (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: Copy the attached script in the root directory of your driver's repository and execute it from there in Cygwin (./RenameBase.sh) Re-configure Oslf in the MEX configuration files. Regenerate examples to check that everything is working fine again.
ARTD-25902	Bug	[S32K1][PORT]Declare variables are not constants in PORT_START_SEC_CONST_32 memory Detailed description (how to reproduce it): In file Port_Ci_Port_lp.h, Port_au32PortCiPortBaseAddr[5] must declare is a constant. #define PORT_START_SEC_CONST_32 #include "Port_MemMap.h" extern PORT_Type Port_au32PortCiPortBaseAddr[5]; extern GPIO_Type Port_au32PortCiGpioBaseAddr[5]; #define PORT_STOP_SEC_CONST_32 Preconditions: Declare variable must be constant in PORT_START_SEC_CONST_32 memory Test Case ID (internal TC that caught the defect) optional: None

ID	Subtype	Headline and Description
		<p>Observed behavior: Declare variable isn't constant in PORT_START_SEC_CONST_32 memory</p> <p>Expected behavior: Port_au32PortCiPortBaseAddr[5] and Port_au32PortCiGpioBaseAddr[5] must be the constants</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Add the "const" keyword.</p>
ARTD-25914	New Feature	<p>[base] Rename Base to BaseNXP in EBT and Oslf to BaseNXP in S32CT</p> <p>NewWorkDescription: Actions that need to be taken: All schema files have to be updated (.xdm, .component) Effort mitigated by attached script Testing makefiles (with dependency on Base) have to be updated (in theory, only in common.mak) Effort mitigated by attached script All test configuration files for Base have to be updated: For XDM configuration files Effort mitigated by attached script For MEX configuration files Manually performed (the script can't help here since the structure of Oslf has been drastically changed in S32CT to match the one from EBT) Have to update input.json files if they are referencing Base Effort mitigated by attached script</p> <p>Requirement source: EB Request (refer to linked tickets) (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Copy the attached script in the root directory of your driver's repository and execute it from there in Cygwin (./RenameBase.sh) Re-configure Oslf in the MEX configuration files. Regenerate examples to check that everything is working fine again.</p>
ARTD-25940	New Feature	<p>[RM] Move MPU Requirements to Platform</p> <p>NewWorkDescription: Move Mpu, Mpu_M7 and Smpu IP requirements from RM to Platform. Remove Mpu HLD requirements from RM</p> <p>Requirement source: NA (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Move Mpu, Mpu_M7 and Smpu IP requirements from RM to Platform. Remove Mpu HLD requirements from RM</p>
ARTD-25997	Bug	<p>[CAN] fail to check constraint for CAN_1 when enabled multicore / S32CT</p> <p>Detailed description (how to reproduce it): A> Create S32Z project / s32ct Enable multicores Add CAN_0, then fix constraints Add CAN_1, => expectation: constraint log instead of anonymous code-generate error</p> <p>B> Add EcucPartition_0 to CanEcucPartitionRef CAN_0 refer to EcucPartition_One (instead of EcucPartition_0) => constraint log should be displayed</p> <p>C> Missing constraint for checking mcl channel and dma_callback_name. Please add constraint for this as in EB. For 24 instances this is necessary feature</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: A> !image-2022-04-19-18-21-47-015.png thumbnail! [...] B> No constraint log was displayed</p> <p>Expected behavior: A> constraint log instead of anonymous code-generate error B> constraint log should be displayed</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-26056	Bug	<p>[can] constraint for dma channel check should be support / IpFlexCAN</p>

ID	Subtype	Headline and Description
		<p>Detailed description (how to reproduce it): Create s32z project / IPL layer Add Flexcan_0 and enable dma Add Flexcan_1 and enable dma</p> <p>By default the values of dma channel is the same as 0 value => no error indicate when all controllers have same dma_channel value</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: !image-2022-04-22-11-25-00-962.png!thumbnail!</p> <p>Expected behavior: for fields that need distinct value, constraint should be implemented. For example as the implementation for "FlexCan Configuration Name"</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-26084	Bug	<p>[Port]: the memory section don't match the variable type, it will cause the compile result abnormal when compile with IAR</p> <p>Detailed description (how to reproduce it): when I compiling the code with IAR, the binary file include a block which the address belongs to RAM area. it will cause download failed. after analysis the code, it caused by the code in Port.c. After I remove the initial value which showed in the picture, the compile result will not show the block 3.</p> <p>!image-2022-04-26-14-29-44-797.png!</p> <p>!image-2022-04-26-14-30-48-463.png!</p> <p>Preconditions: compile with IAR</p> <p>Test Case ID (internal TC that caught the defect) optional: None</p> <p>Observed behavior: the compile binary file abnormal</p> <p>Expected behavior: without data which belongs to RAM areas</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: optimize the initialization value or change the section</p>
ARTD-26206	New Feature	<p>S32K3xx, RTD LPSPi Async Transmit</p> <p>I have modified the LPSPi_Ip_HalfDuplexTransfer_S32K344 example to have Async transfer from the Master.</p> <pre> / Master transmits data in half-duplex mode by sync method / //Lpspi_Ip_SyncTransmitHalfDuplex(and MASTER_EXTERNAL_DEVICE, TxMasterBuffer, NUMBER_OF_BYTES, LPSPi_IP_HALF_DUPLEX_TRANSMIT, TIMEOUT); Lpspi_Ip_AsyncTransmitHalfDuplex(and MASTER_EXTERNAL_DEVICE, TxMasterBuffer, NUMBER_OF_BYTES, LPSPi_IP_HALF_DUPLEX_TRANSMIT, NULL_PTR); do { status_master = Lpspi_Ip_GetStatus(MASTER_EXTERNAL_DEVICE.Instance); } while(status_master != LPSPi_IP_IDLE); </pre> <p>While the transmit function returns SUCCESS, the GetStatus function keeps returning LPSPi_IP_BUSY, and I don't see anything on the bus (clock is idle).</p>
ARTD-26218	New Feature	<p>[ETH] Rework Eth_ReportTransmission to clean-up multiple frames instead of one by one</p> <p>NewWorkDescription: Currently the Eth_ReportTransmission checks the sent frames one by one. For some IPs like NETC this affects the performance, as for each frame checked the consumer index needs to be read from a register.</p> <p>To improve the performance the consumer index should be read once, and if multiple packets were sent we don't have to read it for each descriptor we handle</p> <p>Requirement source: Performance measurement for NETC</p>

ID	Subtype	Headline and Description
		<p>(e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Rework Eth_ReportTransmission to allow handling multiple frames</p>
ARTD-26246	Bug	<p>[Canif] IgnoreComponentSuffix behavior is not as expectation</p> <p>Detailed description (how to reproduce it): create s32z project enable IgnoreComponentSuffix check the name of added components (CAN and CANIF) => the component name should not be suffixed automatically</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: !image-2022-05-05-09-44-18-175.png!thumbnail! [...]</p> <p>Expected behavior: !image-2022-05-05-09-45-17-270.png!thumbnail! [...]</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-26253	Bug	<p>[LIN-S32ZSE] Can't generate code - undefine variable "LinMasterNodeUsed" in EB tresos</p> <p>Detailed description (how to reproduce it): when generate code be used SLAVE node for module LIN. In EB tresos variable "LinMasterNodeUsed " undefine in file Lin_Defines</p> <p>!image-2022-05-05-11-20-17-475.png!</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional Lin_TC_FCT_0215,Lin_TC_FCT_0216,Lin_TC_FCT_0217,Lin_TC_FCT_0218,Lin_TC_FCT_0219</p> <p>Observed behavior: N/A</p> <p>Expected behavior: define variable "LinMasterNodeUsed "</p> <p>Proposed solution optional: N/A</p>
ARTD-26271	Bug	<p>Spi_SetupEB should follow AUTOSAR spec</p> <p>Detailed description (how to reproduce it): In current spi driver, the API is</p> <pre>Std_ReturnType Spi_SetupEB (Spi_ChannelType Channel, Spi_DataBufferType SrcDataBufferPtr, Spi_DataBufferType DesDataBufferPtr, Spi_NumberOfDataType Length);</pre> <p>Spi_DataBufferType SrcDataBufferPtr should be const Spi_DataBufferType SrcDataBufferPtr to follow AUTOSAR spec</p> <p>!image-2022-05-05-17-18-49-897.png!width=504,height=239!</p> <p>Preconditions: None</p> <p>Test Case ID (internal TC that caught the defect) optional: None</p> <p>Observed behavior: wrong API prototype</p> <p>Expected behavior: correct API prototype</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [....]</p>

ID	Subtype	Headline and Description
ARTD-26299	New Feature	<p>[dio] Add support for multiple configurations in S32CT</p> <p>NewWorkDescription: Previously, we limited the number of functional groups (multiple configurations) to 1. Now we want to add support for multiple configurations (in the form of post-build variants and classic functional groups) so that we can also replicate in S32CT the module configurations from EB Tresos in which there are two or more post-build variants.</p> <p>Requirement source: SRS_BSW_00405 (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Read the newly introduced section ("13. Multiple Configurations") in the following presentation: [NXP_RTD_AUTOSAR_S32CT_V2] https://nxp1.sharepoint.com/p:/r/sites/Zebra/Shared%20Documents/Configuration%20(code,%20DS,%20EB,%20etc)/NXP_RTD_AUTOSAR_S32CT_V2.pptx?d=w28a51ba3c45240f5abb6a6933671dcd3&csf=1&web=1&e=r7YbFB Make sure you have added the SYNC_VALUE and SYNC_SIZE options to each component setting that requires it (as suggested in the presentation, you can use [epdimp2ct](https://nxp1.sharepoint.com/f:/s/Zebra/EprWldG7FTNPgdoXtWTgmlsBn1Xo56J_qJQGC37m92ax9A?e=ivi58c) to automate this task as long as you have a matching EPD for your component) Apply the changes shown in the source code references. The main points are:</p> <pre>{noformat} [!IF "var:defined('postBuildVariant')"]{noformat} translates to {noformat} if (useFglInfix()){noformat}</pre> <p>The file names and configuration structures should not contain the variant infix when there's no selected post-build variant (actually, most of the changes you'll see in the references are done just to support this use-case)</p> <p>Sanity Check: Check that your driver can be successfully built in all three scenarios: ## ComponentGenerationMethod = EcucPostBuildVariants and VARIANT_NO = 0 ## ComponentGenerationMethod = EcucPostBuildVariants and VARIANT_NO > 1 (VARIANT_NO == 1 is the base case from which you started) ## ComponentGenerationMethod = FunctionalGroups (with at least 2 FGs configured in the project)</p> <p>Extensive Testing: By default, EB Tresos cannot generate variant aware EPC files without throwing a null pointer exception. To get around this limitation, the dreisoft.tresos.autosar2 plugin must be patched. To do this, download one of the two attached archives, depending on your EBT version, and extract it in <ebt_root_dir>/plugins.</p> <p># Go to your driver's plugin, open { }plugin.xml{ }, search for { }id="EPCGenerator"{ }, and set the value of parameter "allVariants" to { }true{ }. This will enable variant aware EPC file generation for your module. # Create a configuration with at least two post-build variants. The project will need Ecuc for post-build variants to be enabled. The configuration should ideally use different values for nodes with postBuildVariantValue=TRUE and different list elements for nodes with postBuildVariantMultiplicity=TRUE. This will ensure that errors in variant handling can be easily caught later on while doing the diffs. # Generate the EPC files by right clicking on your project's configuration and select "Generate Project". If the 1st step has been carried out correctly, there will be a "PostBuildSelectableVariants.arxml" file in <project_root_dir>/output/output and your module's EPC file, lying inside the same directory, will contain lots of "VARIATION-POINT" elements. # Open S32DS and select File > Import > S32 Configuration Tools > Import ECU Configuration. Browse to the location where your EPC files are located within the EBT project and select at least your module's EPC file, Ecuc's EPC file and PostBuildSelectableVariants.arxml. Check the "Import the configuration as a new one" radio button and select the processor / package / sdk version accordingly. # Go to the "Global settings" panel and make sure that ComponentGenerationMethod=EcucPostBuildVariants in the System component. # Select "Update Code" to generate your S32DS project files. Perform a comparison/diff of the generated files between S32DS and EBT. These files should be pretty much identical (sans whitespace or formatting) # Go to the "Global settings" panel again to generate the ECVD files (EcudGenerationMethod=INDIVIDUAL, browse a location for EcudOutputPath and click on the Generate Configuration button). Compare/diff your module's EPC file with your module's ECVD file. These files should be pretty much identical (sans whitespace or formatting) # The above steps tested the EBT->S32DS compatibility. To also test the S32DS->EBT compatibility, do the above steps in reverse. That is, start from an S32DS project with post-build variants, generate the ECVD files, import them into EBT, compare again the generated files and the configuration files.</p>
ARTD-26309	New Feature	<p>[i2c] Add support for multiple configurations in S32CT</p> <p>NewWorkDescription: Previously, we limited the number of functional groups (multiple configurations) to 1. Now we want to add support for multiple configurations (in the form of post-build variants and classic functional groups) so that we can also replicate in S32CT the module configurations from EB Tresos in which there are two or more post-build variants.</p> <p>Requirement source: SRS_BSW_00405 (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Read the newly introduced section ("13. Multiple Configurations") in the following presentation: [NXP_RTD_AUTOSAR_S32CT_V2] https://nxp1.sharepoint.com/p:/r/sites/Zebra/Shared%20Documents/Configuration%20(code,%20DS,%20EB,%20etc)/NXP_RTD_AUTOSAR_S32CT_V2.pptx?d=w28a51ba3c45240f5abb6a6933671dcd3&csf=1&web=1&e=r7YbFB Make sure you have added the SYNC_VALUE and SYNC_SIZE options to each component setting that requires it (as suggested in the presentation, you can use [epdimp2ct](https://nxp1.sharepoint.com/f:/s/Zebra/EprWldG7FTNPgdoXtWTgmlsBn1Xo56J_qJQGC37m92ax9A?e=ivi58c) to automate this task as long as you have a matching EPD for your component) Apply the changes shown in the source code references. The main points are:</p>

ID	Subtype	Headline and Description
		<pre>{noformat} [!IF "var:defined('postBuildVariant')"]{noformat} translates to {noformat} if (useFgInfix()){noformat}</pre> <p>The file names and configuration structures should not contain the variant infix when there's no selected post-build variant (actually, most of the changes you'll see in the references are done just to support this use-case)</p> <p>Sanity Check: Check that your driver can be successfully built in all three scenarios: ## ComponentGenerationMethod = EcucPostBuildVariants and VARIANT_NO = 0 ## ComponentGenerationMethod = EcucPostBuildVariants and VARIANT_NO > 1 (VARIANT_NO == 1 is the base case from which you started) ## ComponentGenerationMethod = FunctionalGroups (with at least 2 FGs configured in the project)</p> <p>Extensive Testing: By default, EB Tresos cannot generate variant aware EPC files without throwing a null pointer exception. To get around this limitation, the dreisoft.tresos.autosar2 plugin must be patched. To do this, download one of the two attached archives, depending on your EBT version, and extract it in <ebt_root_dir>/plugins.</p> <p># Go to your driver's plugin, open { }plugin.xml{ }, search for { }id="EPCGenerator"{ }, and set the value of parameter "allVariants" to { }true{ }. This will enable variant aware EPC file generation for your module. # Create a configuration with at least two post-build variants. The project will need Ecuc for post-build variants to be enabled. The configuration should ideally use different values for nodes with postBuildVariantValue=TRUE and different list elements for nodes with postBuildVariantMultiplicity=TRUE. This will ensure that errors in variant handling can be easily caught later on while doing the diffs. # Generate the EPC files by right clicking on your project's configuration and select "Generate Project". If the 1st step has been carried out correctly, there will be a "PostBuildSelectableVariants.arxml" file in <project_root_dir>/output/output and your module's EPC file, lying inside the same directory, will contain lots of "VARIATION-POINT" elements. # Open S32DS and select File > Import > S32 Configuration Tools > Import ECU Configuration. Browse to the location where your EPC files are located within the EBT project and select at least your module's EPC file, Ecuc's EPC file and PostBuildSelectableVariants.arxml. Check the "Import the configuration as a new one" radio button and select the processor / package / sdk version accordingly. # Go to the "Global settings" panel and make sure that ComponentGenerationMethod=EcucPostBuildVariants in the System component. # Select "Update Code" to generate your S32DS project files. Perform a comparison/diff of the generated files between S32DS and EBT. These files should be pretty much identical (sans whitespace or formatting) # Go to the "Global settings" panel again to generate the ECVD files (EcucGenerationMethod=INDIVIDUAL, browse a location for EcucOutputPath and click on the Generate Configuration button). Compare/diff your module's EPC file with your module's ECVD file. These files should be pretty much identical (sans whitespace or formatting) # The above steps tested the EBT->S32DS compatibility. To also test the S32DS->EBT compatibility, do the above steps in reverse. That is, start from an S32DS project with post-build variants, generate the ECVD files, import them into EBT, compare again the generated files and the configuration files.</p>
ARTD-26310	New Feature	<p>[i2s] Add support for multiple configurations in S32CT</p> <p>NewWorkDescription: Previously, we limited the number of functional groups (multiple configurations) to 1. Now we want to add support for multiple configurations (in the form of post-build variants and classic functional groups) so that we can also replicate in S32CT the module configurations from EB Tresos in which there are two or more post-build variants.</p> <p>Requirement source: SRS_BSW_00405 (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Read the newly introduced section ("13. Multiple Configurations") in the following presentation: [NXP_RTD_AUTOSAR_S32CT_V2] https://nxp1.sharepoint.com/p:/r/sites/Zebra/Shared%20Documents/Configuration%20(code,%20DS,%20EB,%20etc)/NXP_RTD_AUTOSAR_S32CT_V2.pptx?d=w28a51ba3c45240f5abb6a6933671dcd3and csf=1and web=1and e=r7YbFB Make sure you have added the SYNC_VALUE and SYNC_SIZE options to each component setting that requires it (as suggested in the presentation, you can use [epdimp2ct](https://nxp1.sharepoint.com/f:/s/Zebra/EprWldG7fTNPgdoXtWTgmlsBn1Xo56J_qJQGC37m92ax9A?e=ivi58c) to automate this task as long as you have a matching EPD for your component) Apply the changes shown in the source code references. The main points are:</p> <pre>{noformat} [!IF "var:defined('postBuildVariant')"]{noformat} translates to {noformat} if (useFgInfix()){noformat}</pre> <p>The file names and configuration structures should not contain the variant infix when there's no selected post-build variant (actually, most of the changes you'll see in the references are done just to support this use-case)</p> <p>Sanity Check: Check that your driver can be successfully built in all three scenarios: ## ComponentGenerationMethod = EcucPostBuildVariants and VARIANT_NO = 0 ## ComponentGenerationMethod = EcucPostBuildVariants and VARIANT_NO > 1 (VARIANT_NO == 1 is the base case from which you started) ## ComponentGenerationMethod = FunctionalGroups (with at least 2 FGs configured in the project)</p> <p>Extensive Testing: By default, EB Tresos cannot generate variant aware EPC files without throwing a null pointer exception. To get around this limitation, the dreisoft.tresos.autosar2 plugin must be patched. To do this, download one of the two attached archives, depending on your EBT version, and extract it in <ebt_root_dir>/plugins.</p>

ID	Subtype	Headline and Description
		<p># Go to your driver's plugin, open { }plugin.xml{ }, search for { }id="EPCGenerator"{ }, and set the value of parameter "allVariants" to { }"true"{ }. This will enable variant aware EPC file generation for your module.</p> <p># Create a configuration with at least two post-build variants. The project will need EcuC for post-build variants to be enabled. The configuration should ideally use different values for nodes with postBuildVariantValue=TRUE and different list elements for nodes with postBuildVariantMultiplicity=TRUE. This will ensure that errors in variant handling can be easily caught later on while doing the diffs.</p> <p># Generate the EPC files by right clicking on your project's configuration and select "Generate Project". If the 1st step has been carried out correctly, there will be a "PostBuildSelectableVariants.arxml" file in <project_root_dir>/output/output and your module's EPC file, lying inside the same directory, will contain lots of "VARIATION-POINT" elements.</p> <p># Open S32DS and select File > Import > S32 Configuration Tools > Import ECU Configuration. Browse to the location where your EPC files are located within the EBT project and select at least your module's EPC file, EcuC's EPC file and PostBuildSelectableVariants.arxml. Check the "Import the configuration as a new one" radio button and select the processor / package / sdk version accordingly.</p> <p># Go to the "Global settings" panel and make sure that ComponentGenerationMethod=EcucPostBuildVariants in the System component.</p> <p># Select "Update Code" to generate your S32DS project files. Perform a comparison/diff of the generated files between S32DS and EBT. These files should be pretty much identical (sans whitespace or formatting)</p> <p># Go to the "Global settings" panel again to generate the ECVD files (EcvdGenerationMethod=INDIVIDUAL, browse a location for EcvdOutputPath and click on the Generate Configuration button). Compare/diff your module's EPC file with your module's ECVD file. These files should be pretty much identical (sans whitespace or formatting)</p> <p># The above steps tested the EBT->S32DS compatibility. To also test the S32DS->EBT compatibility, do the above steps in reverse. That is, start from an S32DS project with post-build variants, generate the ECVD files, import them into EBT, compare again the generated files and the configuration files.</p>
ARTD-26326	New Feature	<p>[qd] Add support for multiple configurations in S32CT</p> <p>NewWorkDescription: Previously, we limited the number of functional groups (multiple configurations) to 1. Now we want to add support for multiple configurations (in the form of post-build variants and classic functional groups) so that we can also replicate in S32CT the module configurations from EB Tresos in which there are two or more post-build variants.</p> <p>Requirement source: SRS_BSW_00405 (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Read the newly introduced section ("13. Multiple Configurations") in the following presentation: [NXP_RTD_AUTOSAR_S32CT_V2] https://nxp1.sharepoint.com/:p:/r/sites/Zebra/Shared%20Documents/Configuration%20(code,%20DS,%20EB,%20etc)/NXP_RTD_AUTOSAR_S32CT_V2.pptx?d=w28a51ba3c45240f5abb6a6933671dcd3and csf=1and web=1and e=r7YbFB Make sure you have added the SYNC_VALUE and SYNC_SIZE options to each component setting that requires it (as suggested in the presentation, you can use [epdimp2ct https://nxp1.sharepoint.com/:f:/s/Zebra/EprWldG7FTNPgdoXtWTgmlsBn1Xo56J_qJQGC37m92ax9A?e=ivi58c] to automate this task as long as you have a matching EPD for your component) Apply the changes shown in the source code references. The main points are:</p> <pre>{noformat} [!IF "var:defined('postBuildVariant')"]{noformat} translates to {noformat} if (useFglInfix()){noformat}</pre> <p>The file names and configuration structures should not contain the variant infix when there's no selected post-build variant (actually, most of the changes you'll see in the references are done just to support this use-case)</p> <p>Sanity Check: Check that your driver can be successfully built in all three scenarios: ## ComponentGenerationMethod = EcucPostBuildVariants and VARIANT_NO = 0 ## ComponentGenerationMethod = EcucPostBuildVariants and VARIANT_NO > 1 (VARIANT_NO == 1 is the base case from which you started) ## ComponentGenerationMethod = FunctionalGroups (with at least 2 FGs configured in the project)</p> <p>Extensive Testing: By default, EB Tresos cannot generate variant aware EPC files without throwing a null pointer exception. To get around this limitation, the dreisoft.tresos.autosar2 plugin must be patched. To do this, download one of the two attached archives, depending on your EBT version, and extract it in <ebt_root_dir>/plugins.</p> <p># Go to your driver's plugin, open { }plugin.xml{ }, search for { }id="EPCGenerator"{ }, and set the value of parameter "allVariants" to { }"true"{ }. This will enable variant aware EPC file generation for your module.</p> <p># Create a configuration with at least two post-build variants. The project will need EcuC for post-build variants to be enabled. The configuration should ideally use different values for nodes with postBuildVariantValue=TRUE and different list elements for nodes with postBuildVariantMultiplicity=TRUE. This will ensure that errors in variant handling can be easily caught later on while doing the diffs.</p> <p># Generate the EPC files by right clicking on your project's configuration and select "Generate Project". If the 1st step has been carried out correctly, there will be a "PostBuildSelectableVariants.arxml" file in <project_root_dir>/output/output and your module's EPC file, lying inside the same directory, will contain lots of "VARIATION-POINT" elements.</p> <p># Open S32DS and select File > Import > S32 Configuration Tools > Import ECU Configuration. Browse to the location where your EPC files are located within the EBT project and select at least your module's EPC file, EcuC's EPC file and PostBuildSelectableVariants.arxml. Check the "Import the configuration as a new one" radio button and select the processor / package / sdk version accordingly.</p> <p># Go to the "Global settings" panel and make sure that ComponentGenerationMethod=EcucPostBuildVariants in the System component.</p> <p># Select "Update Code" to generate your S32DS project files. Perform a comparison/diff of the generated files between S32DS and EBT. These files should be pretty much identical (sans whitespace or formatting)</p> <p># Go to the "Global settings" panel again to generate the ECVD files (EcvdGenerationMethod=INDIVIDUAL, browse a location for EcvdOutputPath and click on the Generate Configuration button). Compare/diff your module's EPC file with your module's ECVD file. These files should be pretty much identical (sans whitespace or formatting)</p>

ID	Subtype	Headline and Description
		<p># The above steps tested the EBT->S32DS compatibility. To also test the S32DS->EBT compatibility, do the above steps in reverse. That is, start from an S32DS project with post-build variants, generate the ECVD files, import them into EBT, compare again the generated files and the configuration files.</p>
ARTD-26330	New Feature	<p>[spi] Add support for multiple configurations in S32CT</p> <p>NewWorkDescription: Previously, we limited the number of functional groups (multiple configurations) to 1. Now we want to add support for multiple configurations (in the form of post-build variants and classic functional groups) so that we can also replicate in S32CT the module configurations from EB Tresos in which there are two or more post-build variants.</p> <p>Requirement source: SRS_BSW_00405 (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Read the newly introduced section ("13. Multiple Configurations") in the following presentation: [NXP_RTD_AUTOSAR_S32CT_V2] https://nxp1.sharepoint.com/p:/r/sites/Zebra/Shared%20Documents/Configuration%20(code,%20DS,%20EB,%20etc)/NXP_RTD_AUTOSAR_S32CT_V2.pptx?d=w28a51ba3c45240f5abb6a6933671dcd3and csf=1and web=1and e=r7YbFB Make sure you have added the SYNC_VALUE and SYNC_SIZE options to each component setting that requires it (as suggested in the presentation, you can use [epdimp2ct](https://nxp1.sharepoint.com/f:/s/Zebra/EprWldG7FTNPgdoXtWTgmlsBn1Xo56J_qJQGC37m92ax9A?e=ivi58c) to automate this task as long as you have a matching EPD for your component) Apply the changes shown in the source code references. The main points are:</p> <pre>{noformat} [!IF "var:defined('postBuildVariant')"]{noformat} translates to {noformat} if (useFglInfix()){noformat}</pre> <p>The file names and configuration structures should not contain the variant infix when there's no selected post-build variant (actually, most of the changes you'll see in the references are done just to support this use-case)</p> <p>Sanity Check: Check that your driver can be successfully built in all three scenarios: ## ComponentGenerationMethod = EcucPostBuildVariants and VARIANT_NO = 0 ## ComponentGenerationMethod = EcucPostBuildVariants and VARIANT_NO > 1 (VARIANT_NO == 1 is the base case from which you started) ## ComponentGenerationMethod = FunctionalGroups (with at least 2 FGs configured in the project)</p> <p>Extensive Testing: By default, EB Tresos cannot generate variant aware EPC files without throwing a null pointer exception. To get around this limitation, the dreisof.tresos.autosar2 plugin must be patched. To do this, download one of the two attached archives, depending on your EBT version, and extract it in <ebt_root_dir>/plugins.</p> <p># Go to your driver's plugin, open { }plugin.xml{ }, search for {_id="EPCGenerator"{ }, and set the value of parameter "allVariants" to {_}"true"{_}. This will enable variant aware EPC file generation for your module. # Create a configuration with at least two post-build variants. The project will need EcuC for post-build variants to be enabled. The configuration should ideally use different values for nodes with postBuildVariantValue=TRUE and different list elements for nodes with postBuildVariantMultiplicity=TRUE. This will ensure that errors in variant handling can be easily caught later on while doing the diffs. # Generate the EPC files by right clicking on your project's configuration and select "Generate Project". If the 1st step has been carried out correctly, there will be a "PostBuildSelectableVariants.arxml" file in <project_root_dir>/output/output and your module's EPC file, lying inside the same directory, will contain lots of "VARIATION-POINT" elements. # Open S32DS and select File > Import > S32 Configuration Tools > Import ECU Configuration. Browse to the location where your EPC files are located within the EBT project and select at least your module's EPC file, EcuC's EPC file and PostBuildSelectableVariants.arxml. Check the "Import the configuration as a new one" radio button and select the processor / package / sdk version accordingly. # Go to the "Global settings" panel and make sure that ComponentGenerationMethod=EcucPostBuildVariants in the System component. # Select "Update Code" to generate your S32DS project files. Perform a comparison/diff of the generated files between S32DS and EBT. These files should be pretty much identical (sans whitespace or formatting) # Go to the "Global settings" panel again to generate the ECVD files (EcudGenerationMethod=INDIVIDUAL, browse a location for EcudOutputPath and click on the Generate Configuration button). Compare/diff your module's EPC file with your module's ECVD file. These files should be pretty much identical (sans whitespace or formatting) # The above steps tested the EBT->S32DS compatibility. To also test the S32DS->EBT compatibility, do the above steps in reverse. That is, start from an S32DS project with post-build variants, generate the ECVD files, import them into EBT, compare again the generated files and the configuration files.</p>
ARTD-26332	New Feature	<p>[uart] Add support for multiple configurations in S32CT</p> <p>NewWorkDescription: Previously, we limited the number of functional groups (multiple configurations) to 1. Now we want to add support for multiple configurations (in the form of post-build variants and classic functional groups) so that we can also replicate in S32CT the module configurations from EB Tresos in which there are two or more post-build variants.</p> <p>Requirement source: SRS_BSW_00405 (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Read the newly introduced section ("13. Multiple Configurations") in the following presentation: [NXP_RTD_AUTOSAR_S32CT_V2] https://nxp1.sharepoint.com/p:/r/sites/Zebra/Shared%20Documents/Configuration%20(code,%20DS,%20EB,%20etc)/NXP_RTD_AUTOSAR_S32CT_V2.pptx?d=w28a51ba3c45240f5abb6a6933671dcd3and csf=1and web=1and e=r7YbFB Make sure you have added the SYNC_VALUE and SYNC_SIZE options to each component setting that requires it (as suggested in the presentation, you can use [epdimp2ct](https://nxp1.sharepoint.com/f:/s/Zebra/</p>

ID	Subtype	Headline and Description
		<p>EprWldG7fTNPgdoXtWTgmlsBn1Xo56J_qJQGC37m92ax9A?e=ivi58c] to automate this task as long as you have a matching EPD for your component)</p> <p>Apply the changes shown in the source code references. The main points are:</p> <pre>{noformat} [!IF "var:defined('postBuildVariant')"]{noformat} translates to {noformat} if (useFgInfix()){noformat}</pre> <p>The file names and configuration structures should not contain the variant infix when there's no selected post-build variant (actually, most of the changes you'll see in the references are done just to support this use-case)</p> <p>Sanity Check: Check that your driver can be successfully built in all three scenarios: ## ComponentGenerationMethod = EcucPostBuildVariants and VARIANT_NO = 0 ## ComponentGenerationMethod = EcucPostBuildVariants and VARIANT_NO > 1 (VARIANT_NO == 1 is the base case from which you started) ## ComponentGenerationMethod = FunctionalGroups (with at least 2 FGs configured in the project)</p> <p>Extensive Testing: By default, EB Tresos cannot generate variant aware EPC files without throwing a null pointer exception. To get around this limitation, the dreisoft.tresos.autosar2 plugin must be patched. To do this, download one of the two attached archives, depending on your EBT version, and extract it in <ebt_root_dir>/plugins.</p> <p># Go to your driver's plugin, open { }plugin.xml{ }, search for { }id="EPCGenerator"{ }, and set the value of parameter "allVariants" to { }true"{ }. This will enable variant aware EPC file generation for your module. # Create a configuration with at least two post-build variants. The project will need EcuC for post-build variants to be enabled. The configuration should ideally use different values for nodes with postBuildVariantValue=TRUE and different list elements for nodes with postBuildVariantMultiplicity=TRUE. This will ensure that errors in variant handling can be easily caught later on while doing the diffs. # Generate the EPC files by right clicking on your project's configuration and select "Generate Project". If the 1st step has been carried out correctly, there will be a "PostBuildSelectableVariants.axml" file in <project_root_dir>/output/output and your module's EPC file, lying inside the same directory, will contain lots of "VARIATION-POINT" elements. # Open S32DS and select File > Import > S32 Configuration Tools > Import ECU Configuration. Browse to the location where your EPC files are located within the EBT project and select at least your module's EPC file, EcuC's EPC file and PostBuildSelectableVariants.axml. Check the "Import the configuration as a new one" radio button and select the processor / package / sdk version accordingly. # Go to the "Global settings" panel and make sure that ComponentGenerationMethod=EcucPostBuildVariants in the System component. # Select "Update Code" to generate your S32DS project files. Perform a comparison/diff of the generated files between S32DS and EBT. These files should be pretty much identical (sans whitespace or formatting) # Go to the "Global settings" panel again to generate the ECVD files (EcvdGenerationMethod=INDIVIDUAL, browse a location for EcvdOutputPath and click on the Generate Configuration button). Compare/diff your module's EPC file with your module's ECVD file. These files should be pretty much identical (sans whitespace or formatting) # The above steps tested the EBT->S32DS compatibility. To also test the S32DS->EBT compatibility, do the above steps in reverse. That is, start from an S32DS project with post-build variants, generate the ECVD files, import them into EBT, compare again the generated files and the configuration files.</p>
ARTD-26350	New Feature	<p>[SPI] Add a note in UM to guide users configure correctly the priority of DMA ISR</p> <p>NewWorkDescription: In DMA mode, the priority of DMA ISR which is configured by Platform should be follow the order of priority as below: DMA ISR of TX channel is more important than DMA ISR of RX channel For more details, see the email in attachment</p> <p>Requirement source: [...] (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Add a note in UM to guide users configure correctly the priority of DMA ISR (Driver usage and configuration tips)</p>
ARTD-26385	Bug	<p>[PORT] The dedicated signals routed to the same pin at once cause an hardfault</p> <p>Detailed description (how to reproduce it): Configuring the dedicated signals in the same pin.</p> <p>The warning was throwed as the capture below: !image-2022-05-10-17-30-10-708.png width=1249,height=201!</p> <p>Continue to use the configuration to compile. Because of the NUM_OF_CONFIGURED_PINS0 is 2 but the array of pins in Siul2_Port_Ip_Cfg.c have only 1 signals, the hardfault will be thrown when parsing the array.</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: The warning was thrown, but user can still using the configuration and in runtime, they will get the hardfault state.</p> <p>Expected behavior: No hardfault or blocking user to continue the configuration.</p>

ID	Subtype	Headline and Description
		<p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>There are 2 options as below: Raising an error in this situation to avoid using the configuration. Do the same like K3, user can configure the dedicated in same pins, but there is no generation code was generated (NUM_OF_CONFIGURED_PINS0 = 0, there's no arrays of pins in Siul2_Port_Ip_Cfg.c)</p>
ARTD-26448	New Feature	<p>[mcu] CPR_RTD_00028 is replaced by CPR_RTD_00664</p> <p>NewWorkDescription:</p> <p>Requirement CPR_RTD_00028 is rejected and replaced by CPR_RTD_00664:</p> <p>"ISR shall check whether its respective interrupt status flag and interrupt enable flag are set; i.e. whether the interrupt is not spurious. If at least one of the flags is not set, then the interrupt is spurious and the ISR shall not treat the event (return immediately).</p> <p>Rationale: A spurious interrupt is considered when there is a glitch in the hardware mechanisms that trigger the CPU exception. Drivers must ensure only relevant events are treated and spurious ones are discarded."</p> <p>Check and update (if needed) the driver implementation to be according to CPR_RTD_00664. Update FMEA and include also Adrian Herea (Safety Manager) to the review.</p> <p>Requirement source: cPRT</p> <p>{*}Proposed solution[*]: The rationale behind the update is to not consider as spurious the events that may otherwise be treated in a different context (e.g. polling mode) and for which the interrupt enable bit is not set.</p> <p>For interrupt lines shared by multiple events, it should be possible for some of the events to be treated by the ISR, while other to be left uncleared so that they can be treated in the thread (as long as they have the interrupt enabled bit cleared, meaning the interrupt is disabled).</p> <p>The update required here would be to only clear the flags for the events that are enabled and leave the others untouched, as long as they are managed by the driver in a different context. The consequence of that would be to allow multiple events that have separate interrupt enable bits but share a single interrupt line to function both in "interrupt" and "polling" modes simultaneously. Hence, the clearing of the flag should only happen if the condition "(interrupt_enable and and interrupt_flag)" is true, otherwise it is assumed that the flag is handled outside the ISR.</p> <p>The rationale applies only for drivers that handle hardware resources that share interrupt lines, but the correct implementation of the ISR logic should be checked for all drivers.</p>
ARTD-26639	Bug	<p>[Mcu] [S32DS] Name of McuModeSettingConf is generated as hardcode</p> <p>Detailed description (how to reproduce it): If user renamed of Functional groups in ClockTool (equivalent with node Name of McuModeSettingConf), it will not generated as expectation.</p> <p>!image-2022-05-20-16-56-43-735.png!</p> <p>This name will be used as parameter of Mcu_InitClock Api.</p> <p>Currently, driver is generating the hard code as below (in Mcu_Cfg.h)</p> <p>!image-2022-05-20-16-59-34-235.png!</p> <p>Preconditions: Renamed McuClockSettingConfig and try to use that name in Mcu_InitClock</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: Driver is hardcoding the name of McuClockSettingConfig</p> <p>Expected behavior: Should use name of node instead hardcoding</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-26809	Bug	<p>[LIN][S32K1XX/S32K3XX] Lin driver is still waking up with signal < 150 us</p> <p>Detailed description (how to reproduce it): In Lin Specification Package, Both Master and Slave node shall detect the wake up signal (a dominant pulse longer than 150 us)</p> <p>But the Lin driver is still waking up with signal < 150 us.</p> <p>Preconditions: First, Call Lin_GoToSleep or Lin_GoToSleepInternal function.</p>

ID	Subtype	Headline and Description
		<p>Then, Send the wake up pulse < 150 us</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>NA</p> <p>Observed behavior: Lin driver is still waking up with signal < 150 us</p> <p>Expected behavior: Lin driver is only waking up with signal > 150 us</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Solution for this issue is to use timer and UART edge detection interrupts to detect and measure the wake up signal.</p>
ARTD-26817	Bug	<p>[MCU] When setting Mcu Register Values Optimization is enable, mcu can not init</p> <p>Detailed description (how to reproduce it): When setting Mcu Register Values Optimization is enable, MCU can not init !screenshot-1.png!thumbnail! Issue2: Improvement generation script: 2 list MCU.CMU_FC.Address.List}} and {{MCU.CMU_FC.List}} contain same information: cmuInstance and cmuMonitorname.-> using string operation and add function macro to use 1 list only try "constrains" to avoid using multiple #IF to check McuCmuName</p> <p>Preconditions: [...]</p> <p>Test Case ID (internal TC that caught the defect) optional: [...]</p> <p>Observed behavior: hardfault when call MCU_initclock() Expected behavior: MCU_initclock() run fine</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-26849	Bug	<p>[Platform] The exception entry in linker files for R52 and A53 should be aligned with 2^11</p> <p>Detailed description (how to reproduce it): The exception entry in linker files for R52 and A53 should be aligned with 2^11 !image-2022-05-30-15-33-26-310.png! It should be pushed at top of a memory region to avoid wasting memory</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: NA</p> <p>Expected behavior: NA</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-27105	Bug	<p>[BASE] Generate fail in Soc_lps.h in S32CT</p> <p>Detailed description (how to reproduce it): Create new project in S32CT for S32K148</p> <p>There is an error in Code Preview window relate to Soc_lps.h</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: Please see attach image.</p> <p>Expected behavior:</p>

ID	Subtype	Headline and Description
		<p>Generate pass</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-27723	Bug	<p>[S32K1][ICU] The buffer of timestamp is possible to overflow if the DMA is used.</p> <p>Detailed description (how to reproduce it):</p> <p>From Icu_TimestampDmaProcessing(), we can see that the DMA is controlled by software.</p> <p>For timestamp mode of ICU, if the DMA is used, the DMA will keep transfer captured value to the buffer until the software take some actions, e.g., stopping DMA in case of LINEAR_BUFFER or reconfiguring DMA in case of CIRCULAR_BUFFER.</p> <p>This method will lead to buffer overflow if the input is a high frequency signal because the DMA continually transfer the data to out of buffer until the software stop DMA or reconfigure DMA. It takes time from ISR is responded to the software take actions to deal DMA, and during this gap, input signal is active and DMA still works. As tested, just 5 kHz will lead overflow.</p> <p>Customer FuTe reported this issue.</p> <p>Preconditions: Set a ICU channel working timestamp mode and enable DMA. Then input a high frequency signal greater than 5 kHz.</p> <p>Test Case ID (internal TC that caught the defect) optional: None</p> <p>Observed behavior: Buffer overflow</p> <p>Expected behavior: Buffer don't overflow</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: See ARTD-27721 for more details.</p>
ARTD-27729	Bug	<p>[PORT]Symbolic name of PortPin generated wrong</p> <p>Detailed description (how to reproduce it): The issue with the symbolic names of PortPinId according to TPS_ECUC_02108 in AUTOSAR_TPS_ECUCConfiguration.pdf. The sample port configuratioun this leads to the generation result: #define PortConfigSet_PortContainer_0_PortPin_0 0 But according to TPS_ECUC_02108, it must be like this: #define PortConf_PortPin_PortPin_0 0 The short name EcuParamConfContainerDef of the declaring module is PortPin and the short name of the EcuCContainerValue container, which holds the symbolicNameValue configuration parameter value, is PortPin_0</p> <p>Preconditions: the name generated of the Port module must be:</p> <p>#define PortConf_PortPin_PortPin_0 0</p> <p>Test Case ID (internal TC that caught the defect) optional: None</p> <p>Observed behavior: #define PortConfigSet_PortContainer_0_PortPin_0 0</p> <p>Expected behavior: #define PortConf_PortPin_PortPin_0 0</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: The current name is a deviation from Autosar and must be marked if it shall be used. Add the constraint for duplication of Port Pin Name</p>
ARTD-27899	New Feature	<p>[ICU] Create test case in case interrupt second channel raised while first channel is processing interrupt</p> <p>NewWorkDescription: In the function interrupt of Port_Ci hardware, there is mistake in processing interrupt in case many channel occurs interrupt at the same time.</p> <p>The details is in ticket https://jira.sw.nxp.com/browse/ARTD-27004.</p> <p>Requirement source: N/A (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Create testcase for 2 case : # Generating pulse for the two or more channel Port_Ci in test case.</p>

ID	Subtype	Headline and Description
		#create test case multi-channel interrupt flag simultaneously set to 1 after interrupt handling function ISR, interrupt flag of some channels (interrupt status flag = 1, interrupt enable flag = 0)is still kept
ARTD-27904	New Feature	<p>[platform] [S32CT] Update code generation to work in JS strict mode</p> <p>NewWorkDescription:</p> <p>Note: Only Peripherals Tool's components are affected{color}*.</p> <p>There has been an update to the System module: System scripts now run in strict mode and contain include guards to protect against multiple inclusion System utilities / functions have been made read-only Code templates are now evaluated in strict mode so that developers can be aware of overwriting existing variables or using undeclared variables*.</p> <p>Requirement source: Consequence of https://jira.sw.nxp.com/browse/ARTD-23864 (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: What you have to do: ## Open S32DS's logging file (swtools.log) or launch the program with console logging activated (e.g. run ".\s32ds.exe consoleLog in CMD/PowerShell) ## Create a new project and instantiate your high-level / low-level component. ## Fix the encountered errors related to your component. Most of them will be along the lines of "ReferenceError: <variable_name> is not defined" or "TypeError: <variable_name> is not a writable property of [object global]". Both can be resolved by simply defining the offending variable using "var". ## Remove inclusions of "refsSolver.js" in your code templates or code generator scripts. If there's an API you need from that file which is not provided in codegeneratorUtils.js, please let me know.</p>
ARTD-28056	Bug	<p>[WDG] ServiceIdType is not match with AUTOSAR specification.</p> <p>Detailed description (how to reproduce it):</p> <pre>[Wrong the service ID with function Wdg_SetTriggerCondition !image-2022-06-23-14-37-32-924.png!thumbnail! and Autosar spec !image-2022-06-23-14-51-09-227.png!thumbnail!]</pre> <p>Preconditions:</p> <pre>[Autosar specification link https://www.autosar.org/fileadmin/user_upload/standards/classic/19-11/AUTOSAR_SWS_WatchdogDriver.pdf]</pre> <p>Test Case ID (internal TC that caught the defect) optional:</p> <pre>[Review]</pre> <p>Observed behavior:</p> <pre>[Wrong WDG service ID]</pre> <p>Expected behavior:</p> <pre>[Correct the service ID. This should impact to the bswmd report, dox..... So you need to check report again.]</pre> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [....]</p>
ARTD-28103	Bug	<p>[DIO]Symbolic name of DioChannelGroup generated wrong</p> <p>Detailed description (how to reproduce it): The issue with the symbolic names of PortPinId according to TPS_ECUC_02108 in AUTOSAR_TPS_ECUCConfiguration.pdf. The sample port configuratioun this leads to the generation result: #define DioConf_DioChannelGroupIdentification_DioChannelGroup_0* 0 But according to TPS_ECUC_02108, it must be like this: #define DioConf_DioChannelGroup_DioChannelGroup_0* 0 The short name EcucParamConfContainerDef of the declaring module is PortPin and the short name of the EcucContainerValue container, which holds the symbolicNameValue configuration parameter value, is DioChannelGroup_0</p> <p>Preconditions: the name generated of the Port module must be:</p> <pre>#define DioConf_DioChannelGroup_DioChannelGroup_0 0</pre> <p>Test Case ID (internal TC that caught the defect) optional:</p>

ID	Subtype	Headline and Description
		<p>None</p> <p>Observed behavior: #define DioConf_DioChannelGroup_DioChannelGroup_0 0</p> <p>Expected behavior: #define DioConf_DioChannelGroup_DioChannelGroup_0 0</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: The current name is a deviation from Autosar and must be marked if it shall be used.</p>
ARTD-28205	New Feature	<p>[adc] Update copyright template</p> <p>NewWorkDescription: Replace :</p> <p>"(c) Copyright \{year range\} NXP Semiconductors All Rights Reserved."</p> <p>with :</p> <p>Copyright \{year range\} NXP</p> <p>!screenshot-2.png!thumbnail! to !screenshot-3.png!thumbnail!</p> <p>Requirement source: as described in "Updating Copyright Years" topic on this guide https://confluence.sw.nxp.com/display/OSS/File+Headers+-+Copyright+and+License+Information). (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: as above</p>
ARTD-28210	New Feature	<p>[i2s] Update copyright template</p> <p>NewWorkDescription: Replace :</p> <p>"(c) Copyright \{year range\} NXP Semiconductors All Rights Reserved."</p> <p>with :</p> <p>Copyright \{year range\} NXP</p> <p>!screenshot-2.png!thumbnail! to !screenshot-3.png!thumbnail!</p> <p>Requirement source: as described in "Updating Copyright Years" topic on this guide https://confluence.sw.nxp.com/display/OSS/File+Headers+-+Copyright+and+License+Information). (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: as above</p>
ARTD-28240	New Feature	<p>[icu] Update copyright template</p> <p>NewWorkDescription: Replace :</p> <p>"(c) Copyright \{year range\} NXP Semiconductors All Rights Reserved."</p> <p>with :</p> <p>Copyright \{year range\} NXP</p> <p>!screenshot-2.png!thumbnail! to !screenshot-3.png!thumbnail!</p> <p>Requirement source: as described in "Updating Copyright Years" topic on this guide https://confluence.sw.nxp.com/display/OSS/File+Headers+-+Copyright+and+License+Information). (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: as above</p>
ARTD-28760	Bug	<p>[WDG] Add M4 to remove IACR functions and fix traceability matrix warnings</p> <p>Detailed description (how to reproduce it):</p>

ID	Subtype	Headline and Description
		<p>Wdg have some warning relate to IACR, some function only support on SJA1XX platform. So wdg need to add M4 into driver to delete the code relate to IACR</p> <p>Preconditions: [NA]</p> <p>Test Case ID (internal TC that caught the defect) optional: [NA]</p> <p>Observed behavior: [NA]</p> <p>Expected behavior: Traceability report no warning</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Add M4 to remove code relate to IACR</p>
ARTD-41707	Bug	<p>[ETH] Ethlf controller index shall be passed into Ethlf callbacks in Eth driver</p> <p>NewWorkDescription: With current implementation, Eth controller index is passed into Ethlf callbacks (e.g. Ethlf_RxIndication, Ethlf_TxConfirmation,...) in Eth driver. However, according to the following requirement:</p> <p>!image-2022-07-07-15-18-27-834.png!</p> <p>The Ethlf controller index shall be passed into Ethlf callbacks in Eth driver, instead of Eth controller index</p> <p>Requirement source: SWS_Ethlf_00091, SWS_Ethlf_00085, SWS_Ethlf_00231</p> <p>Proposed solution optional: Add a new field in the configuration of the Eth controller that will allow setting the ID of that specific controller in the context of Ethlf. The name of the field should be EthCtrlEthlfIdx and it should be placed in the EthCtrlVendorSpecific container to have a consistent approach with PFE</p> <p>Use the new index when calling Ethlf functions from the Eth driver context</p>
ARTD-28967	Bug	<p>[Spi] Build faild on HLD with DS due to Spi Configuration gen wrong name</p> <p>Detailed description (how to reproduce it): !image-2022-07-13-16-05-11-141.png!thumbnail! Build faild on HLD with DS due to Spi Configuration gen wrong name: Spi_Config__BOARD_InitPeripherals !image-2022-07-13-16-07-04-158.png!thumbnail! !image-2022-07-13-16-06-09-481.png!thumbnail!</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: Spi_TS_D02 cfg set = 1</p> <p>Observed behavior: NA</p> <p>Expected behavior: NA</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-29287	Bug	<p>[WDG] S32M24X: Fix misra violations</p> <p>Detailed description (how to reproduce it): 22653943 MISRA C-2012 Rule 2.3 1164 Advisory Low Quality Type "AeWdog_Ip_StatusType" is defined but never used.//ARTD-CIW266-1/sources/1fec4a627c/output/eclipse/plugins/Wdg_TS_T40D2M19I0R0/include/AeWdog_Ip_Types.h 120 Unclassified New 22653941 MISRA C-2012 Rule 2.5 1164 Advisory Low Quality Macro "AEWDOG_IP_DATA_WIDTH_16" is defined but never used.//ARTD-CIW266-1/sources/1fec4a627c/output/eclipse/plugins/Wdg_TS_T40D2M19I0R0/src/AeWdog_Ip.c 109 Unclassified New 22653939 MISRA C-2012 Directive 4.5 1076 Advisory Low Quality Declaration with identifier "AEWDOG_IP_WD_PERIOD_TIME_6_2_512", which is ambiguous.//ARTD-CIW266-1/sources/1fec4a627c/output/eclipse/plugins/Wdg_TS_T40D2M19I0R0/include/AeWdog_Ip_Types.h 172 Unclassified New 22653935 MISRA C-2012 Rule 2.3 1164 Advisory Low Quality Unnamed type is defined but never used.//ARTD-CIW266-1/sources/1fec4a627c/output/eclipse/plugins/Wdg_TS_T40D2M19I0R0/include/AeWdog_Ip_Types.h 114 Unclassified New 22653935 MISRA C-2012 Rule 2.3 1164 Advisory Low Quality Unnamed type is defined but never used.//ARTD-CIW266-1/sources/1fec4a627c/output/eclipse/plugins/Wdg_TS_T40D2M19I0R0/include/AeWdog_Ip_Types.h 105 Unclassified New 22653933 MISRA C-2012 Rule 2.5 1164 Advisory Low Quality Macro "AEWDOG_IP_TYPES_MODULE_ID" is defined but never used.//ARTD-CIW266-1/sources/1fec4a627c/output/eclipse/plugins/Wdg_TS_T40D2M19I0R0/include/AeWdog_Ip_Types.h 54 Unclassified New </p>

ID	Subtype	Headline and Description
		<p>22653927[MISRA C-2012 Rule 2.3 1164 Advisory Low Quality Type "AeWdog_Lp_ConfigType" is defined but never used.//ARTD-CIW266-1/sources/1fec4a627c/output/eclipse/plugins/Wdg_TS_T40D2M19I0R0/include/AeWdog_Lp_Types.h 204 Unclassified New]</p> <p>10960883[MISRA C-2012 Rule 8.5 694 Required Low Quality Symbol "Wdg_Config_0_VS_0" is declared more than once.//ARTD-CIW266-1/sources/1fec4a627c/output/eclipse/plugins/Wdg_TS_T40D2M19I0R0/include/Wdg_43_Instance0.h 135 Intentional Dismissed When detected because multiple configurations are used: The violation is detected as multiple configurations are needed for exposing as much code as possible.</p> <p>22653926[MISRA C-2012 Rule 2.5 1164 Advisory Low Quality Macro "AEWDOG_IP_MODULE_ID" is defined but never used.//ARTD-CIW266-1/sources/1fec4a627c/output/eclipse/plugins/Wdg_TS_T40D2M19I0R0/include/AeWdog_Lp.h 55 Unclassified New]</p> <p>22653925[MISRA C-2012 Rule 2.3 1164 Advisory Low Quality Type "AeWdog_Lp_LockType" is defined but never used.//ARTD-CIW266-1/sources/1fec4a627c/output/eclipse/plugins/Wdg_TS_T40D2M19I0R0/include/AeWdog_Lp_Types.h 108 Unclassified New]</p> <p>*Reference:</p> <p>Preconditions: [...]</p> <p>Test Case ID (internal TC that caught the defect) optional: [...]</p> <p>Observed behavior: [...]</p> <p>Expected behavior: [...]</p> <p>All violations fix and follow RTD Quality Criteria</p> <p>Proposed solution optional: Fix all MISRA, HIS, VSMD violations</p>
ARTD-29347	Bug	<p>[Port] Validation error due to missing RecommendedConfiguration</p> <p>Detailed description (how to reproduce it): There is reported the following error while running the bswmd file validations in third party Autosar configuration tool:</p> <p>Constr_4046-In a BswImplementation <BswImplementation_0> the reference RecommendedConfigurations containing EcucModuleConfigurationValues <>, the reference implementConfigVariant is empty or NULL.[Infos] <BswImplementation_0> : </Port_TS_T40D34M20I0R0/Implementations/BswImplementation_0>,<> : </Port/Port>, ERROR,S32K344_Integration_example,paramdef/bswmd_static/Port_Bswmd_original.arxml</p> <p>The error is reported because there is the following reference to recommended configuration:</p> <p><RECOMMENDED-CONFIGURATION-REF DEST="ECUC-MODULE-CONFIGURATION-VALUES">/Port/Port</RECOMMENDED-CONFIGURATION-REF></p> <p>But there is no recommended configuration available in RTD package in Autosar format (only in Tresos proprietary one in Port_TS_T40D34M20I0R0\config_ext\PortRecConfiguration_JtagPins.xdm).</p> <p>Preconditions: Using third party configuration editor (not Tresos)</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: Error reported during validation of bswmd file</p> <p>Expected behavior: No error reported during validation of bswmd file</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Add the recommended configuration in Autosar format. For now we have resolved the issue by deleting the reference from Port bswmd file, i.e. removing this line from Port_Bswmd.arxml file:</p> <p><RECOMMENDED-CONFIGURATION-REF DEST="ECUC-MODULE-CONFIGURATION-VALUES">/Port/Port</RECOMMENDED-CONFIGURATION-REF></p> <p>So it looks as follows: !port_recommended_config_reference.png!</p>
ARTD-30102	Bug	<p>[ADC] Remove (c) symbol in Adc_lpw_CfgDefines.h and Adc_lp_PBcfg.h</p> <p>Detailed description (how to reproduce it): (c) symbol is not being removed in Adc_lpw_CfgDefines.h and Adc_lp_PBcfg.h</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p>

ID	Subtype	Headline and Description
		<p>Observed behavior: (c) symbol is not being removed in Adc_Ipw_CfgDefines.h and Adc_Ip_PBcfg.h</p> <p>Expected behavior: Remove all of (c) symbol</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Related to ticket ARTD-28205</p> <p>Proposed solution optional: N/A</p>
ARTD-31085	Bug	<p>Port Configuration Generated Wrong Value</p> <p>Detailed description (how to reproduce it): Configured the PAD120 as LCU0_LCU0_OUT1 in EBTresos, the generated configuration value for SSS bit fields is wrong. It should be 10. However, it is 6 in the generation configuration file.</p> <p>!image-2022-08-04-11-20-01-380.png!image-2022-08-04-11-22-27-458.png! !image-2022-08-04-11-21-34-001.png!image-2022-08-04-11-20-47-962.png!</p> <p>Preconditions: n/a</p> <p>Test Case ID (internal TC that caught the defect) optional: n/a</p> <p>Observed behavior: n/a</p> <p>Expected behavior: n/a</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-34371	Bug	<p>[RTE] Protected areas fail to resume all interrupts</p> <p>Detailed description (how to reproduce it): [</p> <p>XPSR.I = 0 (global interrupts enabled)</p> <p>Enter_50() msr_ETH_EXCLUSIVE_AREA_50 = 0</p> <p>Interrupt !HERE! see in code excerpt below</p> <p>Enter_51() msr_ETH_EXCLUSIVE_AREA_51 = 0 Oslf_SuspendAllInterrupts > XPSR.I = 1</p> <p>Enter_50() msr_ETH_EXCLUSIVE_AREA_50 = 1 (overwrites value above !)</p> <p>Exit_50 XPSR.I not changed XPSR.I = 1</p> <p>Exit_51 XPSR.I = 0</p> <p>continues Enter_50() Oslf_SuspendAllInterrupts > XPSR.I = 1 but in this state the msr_ETH_EXCLUSIVE_AREA_50 has wrong value 1</p> <p>Exit_50 Sees that the interrupt was not disabled by Enter_50 so no reason to restore it and kept unintentionally disabled</p> <p>void SchM_Enter_Eth_43_PFE_ETH_EXCLUSIVE_AREA_50(void) { uint32 u32CoreId = (uint32)Oslf_GetCoreId(); if(0UL == reentry_guard_ETH_EXCLUSIVE_AREA_50[u32CoreId]) { #if (defined MCAL_ENABLE_USER_MODE_SUPPORT) msr_ETH_EXCLUSIVE_AREA_50[u32CoreId] = Oslf_Trusted_Call_Return(Eth_43_PFE_schm_read_msr); #else msr_ETH_EXCLUSIVE_AREA_50[u32CoreId] = Eth_43_PFE_schm_read_msr(); /*read MSR (to store interrupts state)*/ #endif / MCAL_ENABLE_USER_MODE_SUPPORT / if ((ISR_ON(msr_ETH_EXCLUSIVE_AREA_50[u32CoreId])) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/ { / !HERE! INTERRUPT HERE CAUSES GLOBAL INTERRUPT (XPSR.I bit) TO BE DISABLED FOREVER / Oslf_SuspendAllInterrupts(); } }}</p>

ID	Subtype	Headline and Description
		<pre> #ifdef ARM_DS5_C_S32XX ASM_KEYWORD(" nop ");/ Compiler fix forces the CSPID instruction to be generated with 02, Ospace are selected*/ #endif } } reentry_guard_ETH_EXCLUSIVE_AREA_50[u32CoreId]++; }] </pre> <p>Preconditions: [Main thread and interrupt]</p> <p>Test Case ID (internal TC that caught the defect) optional: []</p> <p>Observed behavior: [global interrupt disabled on ARM v7M XPSR.I > 1 after exiting from protected areas]</p> <p>Expected behavior: [global interrupt enabled on ARM v7M XPSR.I > 0 after exiting from protected areas]</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [</p> <pre> void SchM_Enter_Eth_43_PFE_ETH_EXCLUSIVE_AREA_50(void) { uint32 u32CoreId = (uint32)Oslf_GetCoreID(); / new local variable to preserve XPSR / uint32 msr; if(0UL == reentry_guard_ETH_EXCLUSIVE_AREA_49[u32CoreId]) { #ifdef MCAL_ENABLE_USER_MODE_SUPPORT msr = Oslf_Trusted_Call_Return(Eth_43_PFE_schm_read_msr); #else msr = Eth_43_PFE_schm_read_msr(); /*read MSR (to store interrupts state)*/ #endif / MCAL_ENABLE_USER_MODE_SUPPORT / if ((ISR_ON(msr)) /*if MSR[EE] = 0, skip calling Suspend/Resume AllInterrupts*/ { Oslf_SuspendAllInterrupts(); #ifdef ARM_DS5_C_S32XX ASM_KEYWORD(" nop ");/ Compiler fix forces the CSPID instruction to be generated with 02, Ospace are selected*/ #endif } / preserved global XSPR should be updated after the global interrupt is disabled / msr_ETH_EXCLUSIVE_AREA_50[u32CoreId] = msr; } reentry_guard_ETH_EXCLUSIVE_AREA_50[u32CoreId]++; }] </pre>
ARTD-34782	Bug	<p>[UART] Incorrect Dev Assert condition for Oversampling Ratio</p> <p>Detailed description (how to reproduce it): Incorrect Oversampling Ratio Dev Assert condition in: LPUART_UART_IP_DEV_ASSERT(ClockFrequency >= (ExpectedBaud 5U));</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: !image-2022-08-22-13-55-50-565.png!thumbnail! [...]</p> <p>Expected behavior: because OSR reg value can go to value of 3 (which means the formula value is OSR+1 == 4) LPUART_UART_IP_DEV_ASSERT(ClockFrequency >= (ExpectedBaud 4U));</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-34830	Bug	<p>[MCU] ModelID is changed index after import EPC</p> <p>Detailed description (how to reproduce it): Step 1: Create 18 mode in ModeSetingConf in EB (picture 2)</p> <p>Step 2: Generate code, import Mcu.epc into s32ct project</p> <p>Step 3: Check ModeSetingConf in s32ct (picture 1)</p>

ID	Subtype	Headline and Description
		<p>Index for every Mode ID had been change. It will cause confuse for user when they modify configuration.</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: Mcu_TC_FCT_0001</p> <p>Observed behavior: N/A</p> <p>Expected behavior: mode ID in EB and Ct have the same index</p> <p>Proposed solution optional: N/A</p>
ARTD-34864	Bug	<p>[LIN] LinWakeupNotification is disabled when two or more Lin channel configured</p> <p>Detailed description (how to reproduce it):</p> <p>Configuration Lin component with 2 channels.</p> <p>Observed behavior: LintWakeupNotification is disabled</p> <p>!image-2022-08-23-09-25-00-672.png!</p> <p>!image-2022-08-23-09-13-58-745.png!</p> <p>Expected behavior: LinWakeupNotification must always be enabled</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-37240	New Feature	<p>[S32K1XX][RM] Add support Dma Mux Ip for S32K1XX Platform</p> <p>NewWorkDescription: Dma mux is move from MCL driver to RM driver from ZSE release.</p> <p>This Ip should be support on all platform</p> <p>Requirement source: NA (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Update mak file.</p> <p>Update generated file</p> <p>Nothing to be done on this as updates are done on :ARTD-42843</p>
ARTD-37573	Bug	<p>[eth][netc] Timestamp is not working properly when interrupts are enabled</p> <p>Detailed description (how to reproduce it): Use timestamp with interrupts, transmitted frames will have problems at confirmation phase.</p> <p>Preconditions: None.</p> <p>Test Case ID (internal TC that caught the defect) optional: EthSw_t_netc_TC_303</p> <p>Observed behavior: Problems at TX confirmation of management frames.</p> <p>Expected behavior: TX of management frames to work properly with interrupts</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: TX requests for management (timestamping) frames are to be properly registered on PSIO FIFO0, while keeping track of their requests on the initial FIFOs. If a message is to be sent from PSIO, low-level resources should be reserved on both the initial FIFO and on FIFO0. If the message is a normal frame, the resources of FIFO0 are freed, otherwise, the ones of the initial FIFO are freed, which can be done upon calling the IPW-level Transmit function. The transmit function can also remove requests from the initial FIFO and create them properly on FIFO0's queue when enqueueing management frames. When this is done, management frames are effectively moved from their initial FIFO to FIFO0 on all levels. The only information that needs to be maintained is their buffer IDs as the high-level application has no knowledge of this move. Ensuring the unicity of buffer IDs becomes mandatory, and it can be done by maintaining and using offsets. In order to be</p>

ID	Subtype	Headline and Description
		<p>accessible to the high-level application, packets on FIFO0 have to keep track the buffer ID of their counterparts on their initial FIFOs.</p> <p>Test EthSwt_Netc_TS_302 (TC_303) uses polling. To verify the functionality when using interrupts, a new testing case has to be introduced.</p>
ARTD-37845	New Feature	<p>[BASE] Add support for FREERTOS</p> <p>NewWorkDescription: Currently, in osif does not separate Baremetal and freertos for ResumeAllInterrupts/SuspendAllInterrupts</p> <p>This could be potential issue because cpsidi and disable all interrupt, hence SW timer of OS will be stopped.</p> <pre>{code:c} / Baremetal or FreeRTOS case / #if (MCAL_PLATFORM_ARM == MCAL_ARM_AARCH64) #define ResumeAllInterrupts() ASM_KEYWORD(" msr DAIFClr,#0x3") #define SuspendAllInterrupts() ASM_KEYWORD(" msr DAIFSet,#0x3") #elif (MCAL_PLATFORM_ARM == MCAL_ARM_AARCH32) (MCAL_PLATFORM_ARM == MCAL_ARM_RARCH) #define ResumeAllInterrupts() Sys_EL1ResumeInterrupts() #define SuspendAllInterrupts() Sys_EL1SuspendInterrupts() #else #define ResumeAllInterrupts() ASM_KEYWORD(" cpsie i") #define SuspendAllInterrupts() ASM_KEYWORD(" cpsid i") #endif / MCAL_PLATFORM_ARM == MCAL_ARM_AARCH64 / #else #if (MCAL_PLATFORM_ARM == MCAL_ARM_AARCH32) (MCAL_PLATFORM_ARM == MCAL_ARM_RARCH) #define ResumeAllInterrupts() Oslf_Trusted_Call(Sys_EL1ResumeInterrupts) #define SuspendAllInterrupts() Oslf_Trusted_Call(Sys_EL1SuspendInterrupts) #else #define ResumeAllInterrupts() Sys_ResumeInterrupts() #define SuspendAllInterrupts() Sys_SuspendInterrupts() #endif #endif</pre> <p>This thread might help:</p> <p>https://www.freertos.org/FreeRTOS_Support_Forum_Archive/June_2016/freertos_portDISABLE_INTERRUPTS_and_portENABLE_INTERRUPTS_c7121eeaj.html</p> <p>Requirement source:</p> <p>(e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional:</p> <p>Please find a suitable solution for this functional interface, please aware that RTD can call disable/enable interrupt in driver_init. Which mean os or os task might be not ready to be called. I'm not sure that FreeRtos can support such use-case. If not, we might need to re-analyze init sequence or find another solution.</p>
ARTD-40324	Bug	<p>[CAN] wrong generated code / s32ct / multicore enabled + precompile mode</p> <p>Detailed description (how to reproduce it): Create s32z project Add CAN component Enable multicore Set config time as VARIANT-PRE-COMPILE</p> <p>=> wrong generated code in Can_43_FLEXCAN_VS_0_PBcfg.c</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: CAN_TS_MC_155 / s32ct</p> <p>Observed behavior: !image-2022-09-28-15-14-34-131.png!thumbnail! [...]</p> <p>Expected behavior: !image-2022-09-28-15-14-35-636.png!thumbnail! [...]</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-40544	Bug	<p>[S32ZSE][DIO] Invalid character "/" in Dio.xdm file</p> <p>Detailed description (how to reproduce it): <a:tst expr="text:uniq(//DioChannelGroupIdentification,.)" false="DioChannelGroupIdentification is repeated for two or more channel groups. Please enter different symbolic name."/> invalid character "/"</p>

ID	Subtype	Headline and Description
		<p>http://ionian.ea.freescale.net/1/project/download/ZTpcbG9jYWxfMDJcb3V0cHV0XGFydGlmYWVN0c1xdXN0b21fcGx1Z2luY2hY2tcMjAyMjA5MjYyMjA5NTA5NjAwMDBcZG93bmxvYWRzXGVvbF9wbH</p> <p>Proposed solution optional: Update file Dio.xdm</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: invalid character "/"</p> <p>Expected behavior: No invalid character "/"</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Update Dio.xdm file</p>
ARTD-41152	Bug	<p>[I2C] LPI2C0_Master_Slave_IRQHandler function prototype is defined wrong in Lpi2c_lp_irq.h file</p> <p>Detailed description (how to reproduce it): { }In the Lpi2c_lp_irq.h file, t{ }the function prototype is defined as: { } #if (LPI2C_INSTANCE_COUNT > 0u) LPI2C0 master and slave handler named in startup code. / void LPI2C0_Master_Slave_IRQHandler(void); But LPI2C0_Master_Slave_IRQHandler should be defined as ISR(LPI2C0_Master_Slave_IRQHandler)) Preconditions: ISR(LPI2C0_Master_Slave_IRQHandler))</p> <p>Test Case ID (internal TC that caught the defect) optional: None</p> <p>Observed behavior: void LPI2C0_Master_Slave_IRQHandler(void);</p> <p>Expected behavior: ISR(LPI2C0_Master_Slave_IRQHandler))</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: ISR(LPI2C0_Master_Slave_IRQHandler))</p>
ARTD-41737	New Feature	<p>[IMPLEMENTATION] [ETH] Add support for internal buffers placed in cacheable memory sections</p> <p>NewWorkDescription: The Eth driver shall support allocating the internal buffers in cacheable memory spaces.</p> <p>This will mean adding invalidate and flush operations in the Eth driver to ensure correct sending and receiving data</p> <p>Requirement source: TCP/IP, stacks, zephyr teams (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: [...]</p>
ARTD-41323	New Feature	<p>[wdg] CPR_RTD_00028 is replaced by CPR_RTD_00664</p> <p>NewWorkDescription:</p> <p>Requirement CPR_RTD_00028 is rejected and replaced by CPR_RTD_00664:</p> <p>"ISR shall check whether its respective interrupt status flag and interrupt enable flag are set; i.e. whether the interrupt is not spurious. If at least one of the flags is not set, then the interrupt is spurious and the ISR shall not treat the event (return immediately).</p> <p>Rationale: A spurious interrupt is considered when there is a glitch in the hardware mechanisms that trigger the CPU exception. Drivers must ensure only relevant events are treated and spurious ones are discarded."</p> <p>Check and update (if needed) the driver implementation to be according to CPR_RTD_00664. Update FMEA and include also Adrian Herea (Safety Manager) to the review.</p> <p>Requirement source: cPRT</p> <p>{*}Proposed solution{*}: The rationale behind the update is to not consider as spurious the events that may otherwise be treated in a different context (e.g. polling mode) and for which the interrupt enable bit is not set.</p> <p>For interrupt lines shared by multiple events, it should be possible for some of the events to be treated by the ISR, while other to be left uncleared so that they can be treated in the thread (as long as they have the interrupt enabled bit cleared, meaning the interrupt is disabled).</p> <p>The update required here would be to only clear the flags for the events that are enabled and leave the others untouched, as long as they are managed by the driver in a different context. The consequence of that would be to allow multiple events that have</p>

ID	Subtype	Headline and Description
		<p>separate interrupt enable bits but share a single interrupt line to function both in "interrupt" and "polling" modes simultaneously. Hence, the clearing of the flag should only happen if the condition "(interrupt_enable and interrupt_flag)" is true, otherwise it is assumed that the flag is handled outside the ISR.</p> <p>The rationale applies only for drivers that handle hardware resources that share interrupt lines, but the correct implementation of the ISR logic should be checked for all drivers.</p>
ARTD-41475	New Feature	<p>CLONE - [eth] [S32CT]Update code generation to work in JS strict mode</p> <p>NewWorkDescription:</p> <p>Note: Only Peripherals Tool's components are affected{color}*.</p> <p>There has been an update to the System module: System scripts now run in strict mode and contain include guards to protect against multiple inclusion System utilities / functions have been made read-only Code templates are now evaluated in strict mode so that developers can be aware of overwriting existing variables or using undeclared variables*.</p> <p>Requirement source: Consequence of https://jira.sw.nxp.com/browse/ARTD-23864 (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: What you have to do: ## Open S32DS's logging file (swtools.log) or launch the program with console logging activated (e.g. run ".\s32ds.exe consoleLog in CMD/PowerShell) ## Create a new project and instantiate your high-level / low-level component. ## Fix the encountered errors related to your component. Most of them will be along the lines of "ReferenceError: <variable_name> is not defined" or "TypeError: <variable_name> is not a writable property of [object global]". Both can be resolved by simply defining the offending variable using "var". ## Remove inclusions of "refsSolver.js" in your code templates or code generator scripts. If there's an API you need from that file which is not provided in codegeneratorUtils.js, please let me know.</p>
ARTD-41495	Bug	<p>[SPI] Update driver code according to requirements</p> <p>Detailed description (how to reproduce it): Update driver code according to finding requirements in attached file</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: Req 41.3 INTREQ_SPI_RTD_4.4_S32XX_4.0.0_V03</p> <p>Observed behavior: Update driver code according to finding requirements in attached file</p> <p>Expected behavior: Update driver code according to finding requirements in attached file</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-41528	Bug	<p>[Crc] Crc_Ip_ProtocolType is not same with structure name in CDD_CRC_016</p> <p>Detailed description (how to reproduce it): Crc_Ip_ProtocolType is used in driver code, not Crc_ProtocolType !image-2022-10-11-17-44-13-139.png!thumbnail!</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: NA</p> <p>Expected behavior: NA</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Correct name this structure</p>
ARTD-42764	Bug	<p>[CAN] re-check all "shared static variables" in local scope -> multicore issue</p> <p>Detailed description (how to reproduce it): The develop branch need to be updated !</p> <p>Some variable in local scope should not be shared (when using static attribute), otherwise it can be simultaneously used in write-access operation of multi cores:</p>

ID	Subtype	Headline and Description
		<p>for example: static Can_HwType CanIf_Mailbox; static PduInfoType CanIf_PduInfo; in Can_43_FLEXCAN_Ipw_ProcessRxMsgBuffer</p> <p>NOTE: please check all static variables in local scope to fix this issue completely! (similar ticket was known in the past, https://jira.sw.nxp.com/browse/ARTD-24436)</p> <p>Preconditions:</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: !image-2022-10-19-18-32-25-573.png!thumbnail! [...]</p> <p>Expected behavior: please check all static variables in local scope. If they are not shared => static attribute should not be used</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-44614	New Feature	<p>[adc] CPR_RTD_00028 is replaced by CPR_RTD_00664</p> <p>NewWorkDescription:</p> <p>Requirement CPR_RTD_00028 is rejected and replaced by CPR_RTD_00664:</p> <p>"ISR shall check whether its respective interrupt status flag and interrupt enable flag are set; i.e. whether the interrupt is not spurious. If at least one of the flags is not set, then the interrupt is spurious and the ISR shall not treat the event (return immediately).</p> <p>Rationale: A spurious interrupt is considered when there is a glitch in the hardware mechanisms that trigger the CPU exception. Drivers must ensure only relevant events are treated and spurious ones are discarded."</p> <p>Check and update (if needed) the driver implementation to be according to CPR_RTD_00664. Update FMEA and include also Adrian Herea (Safety Manager) to the review.</p> <p>Requirement source: cPRT</p> <p>{*}Proposed solution{*}: The rationale behind the update is to not consider as spurious the events that may otherwise be treated in a different context (e.g. polling mode) and for which the interrupt enable bit is not set.</p> <p>For interrupt lines shared by multiple events, it should be possible for some of the events to be treated by the ISR, while other to be left uncleared so that they can be treated in the thread (as long as they have the interrupt enabled bit cleared, meaning the interrupt is disabled).</p> <p>The update required here would be to only clear the flags for the events that are enabled and leave the others untouched, as long as they are managed by the driver in a different context. The consequence of that would be to allow multiple events that have separate interrupt enable bits but share a single interrupt line to function both in "interrupt" and "polling" modes simultaneously. Hence, the clearing of the flag should only happen if the condition "(interrupt_enable and and interrupt_flag)" is true, otherwise it is assumed that the flag is handled outside the ISR.</p> <p>The rationale applies only for drivers that handle hardware resources that share interrupt lines, but the correct implementation of the ISR logic should be checked for all drivers.</p>
ARTD-44684	New Feature	<p>[wdg] Implement Fault watchdog feature</p> <p>NewWorkDescription: Implement Fault watchdog for observing interrupt responses.</p> <p>Requirement source: S32M24x Reference Manual, Rev. 1, 08/2022, [LINK]https://nxp1.sharepoint.com/sites/Zebra/Shared%20Documents/Forms/AllItems.aspx?originalPath=aHR0cHM6Ly9ueHAXLnNoYXJlcG9pbmQuY29tLzpmOi9zL1plYnJhL0V1ZWNoSGJPX3Z4S2lrZDFFbTJnQWl0QlctTnpZTkdcCNW9sQ3A2L%5FcRpbWU9YXBPTHkxUXAyRWcand id=%2Fsites%2FZebra%2FShared%20Documents%2FDocuments%2FPlatforms%2FS32M2xx%2FRMand viewid=49fc7681%2D6f70%2D4be1%2Dbc92%2Dc033431dbf2d</p> <p>Proposed solution optional:</p> <p>Add Fault Watchdog to AeWdog Instance, support configuration to enable and initialize timeout duration:</p> <p>development activities: add checkbox: enable fault watchdog => generate a macro in code to guard relative code. add textbox for timeout duration => generate variable and add to config structure => add new code to write this value into register FAULT_WD_CFG (perform when calling Wdg_43_Instance2_Init)</p> <p>testing activities: create new test case with fault event to trigger an interrupt. run test, debug and check result.</p>
ARTD-44736	Bug	[UART] Can't gen ECPD file for S32M24x

ID	Subtype	Headline and Description
		<p>Detailed description (how to reproduce it): When edit the codegenerator.js file, S32DS can't gen the ECPD file for Uart module !image-2022-11-11-17-48-10-578.png! image-2022-11-11-17-47-622.png!</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: Uart_TS_ECPD_01.mak</p> <p>Ip_Lpuart_TS_ECPD_01.mak</p> <p>Ip_Flexio_TS_ECPD_01.mak</p> <p>Observed behavior: Gen fail</p> <p>Expected behavior: Have ECPD file</p> <p>Proposed solution optional: N/A</p>
ARTD-44882	Bug	<p>[S32M24x][I2s] I2s_AbortTransmit set all txRemainingWords and rxRemainingWords to 0</p> <p>Detailed description (how to reproduce it): This issue found on FLEXIO and this is test scenario:</p> <p>!image-2022-11-14-14-21-29-422.png!width=822,height=312! Tester calls Abort function when byteRemainingCount is 54 (T_I2S_BUFFER_SIZE 10). After calling Abort function, tester calls getStatus function and driver is in ABORT_STATUS and expecting that remainingByte shoube <= 54.</p> <p>Actually, getStatus returns remainingByte = 0.</p> <p>This is incorrect. I checked data transmitted to MAF, it's extract 10 bytes. This means remainingByte must be 54.</p> <p>!image-2022-11-14-14-31-15-656.png!width=441,height=213! {*}[16/Dec/2022][*]After verified on the label PVT_I2S_ARTD_45255 (provided by dev to fix bug), It still has issue as below:</p> <p>!image-2022-12-16-15-54-36-807.png!width=1122,height=565!</p> <p>Abort function is call when remaining words = 53, and status changed to ABORT, but when call GetStatus function and then in MasterGetStatus which shown in above figure.</p> <p>because IsChannelIde = TRUE, RemainWord still = 0 because line 1344 can not be in. This leads BytesRemaining = 0.</p> <p>This means all words were transmitted when call GetStatus function.</p> <p>Preconditions: Calling Abort in middle of transmission.</p> <p>Using FLEXIO.</p> <p>Test Case ID (internal TC that caught the defect) optional: I2s_TC_FCT_1001</p> <p>Observed behavior: NA</p> <p>Expected behavior: NA</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Abort function is calling Flexio_I2s_Ip_MasterEndTransfer and Flexio_I2s_Ip_MasterEndTransfer sets all value to 0. This causes remaining byte is 0 after calling Abort function:</p> <p>!image-2022-11-14-14-34-36-812.png!width=494,height=185!</p>
ARTD-45025	New Feature	<p>[LINTRCV] Implement wakeup functionality as per Autosar R21-11</p> <p>NewWorkDescription: There are 3 Wakeup methods described in AUTOSAR_SWS_ECUStateManager.</p> <p>The sequence diagrams must be analyzed and have a conclusion on how to implement on the LinTrcv driver.</p> <p>Analyze also the impact on other modules. If any implementation is required, create tickets.</p> <p>Create dev test and test functionality.</p> <p>Revise the LinTrcv_SetWakeupMode which does not implement SWS_LinTrcv_00135 SWS_LinTrcv_00136</p> <p>Requirement source:</p>

ID	Subtype	Headline and Description
		<p>ASR SWS</p> <p>Proposed solution optional: [SWS_LinTrcv_00135] [Enabled: If the function LinTrcv_SetWakeupMode is called with TrcvWakeupMode == LINTRCV_WUMODE_ENABLE and if the LinTrcv module has a stored wakeup event pending for the addressed bus, the LinTrcv module shall execute the notification within the API call or immediately after (depending on the implementation).]()</p> <p>[SWS_LinTrcv_00136] [Disabled: If the function LinTrcv_SetWakeupMode is called with TrcvWakeupMode == LINTRCV_WUMODE_DISABLE, then the notifications for wakeup events are disabled on the addressed network. It is required by the transceiver device and the underlying communication driver to detect the wakeup events and store it internally in order to raise the event when the wakeup notification is enabled again.]()</p> <p>[SWS_LinTrcv_00137] [Clear: If the function LinTrcv_SetWakeupMode is called with TrcvWakeupMode == LINTRCV_WUMODE_CLEAR, then a stored wakeup event is cleared on the addressed network</p>
ARTD-45030	New Feature	<p>[LINTRCV] Add infix feature to LinTrcv driver</p> <p>NewWorkDescription: Add infix feature to LinTrcv driver</p> <p>Requirement source: NA (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Add infix feature to LinTrcv driver</p>
ARTD-45222	Bug	<p>[WDG] Fix Cwe violation HFA</p> <p>Detailed description (how to reproduce it): Fix CWE violation as in attachment</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: Some violations have ticket ID comment</p> <p>Expected behavior: Violations are fixed/commented</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-45341	Bug	<p>[ADC] IPL configurator restricts using same physical channel in multiple control channels</p> <p>Detailed description (how to reproduce it):</p> <p>A sequence of ADC measurements taken on one pin (S32DS 3.4, RTD version S32K1_2022_02) For single shunt application we need to take four samples of the same current from the same pin and one sample of voltage from another pin in the sequence: CurrentSample1, CurrentSample2, Voltage Sample, CurrentSample3, CurrentSample4.</p> <p>After the last sample(CurrentSample4) we enable End of conversion interrupt and in the interrupt routine we process the measurements, etc...</p> <p>The current measurements need to be taken during one PWM period(FTM3) and need to be triggered completely independent of the SW(by means of PDB) and synchronized with PWM.</p> <p>How we achieved this by means of SDK(in design studio for ARM 2.2) was we mapped the same pin/ADC sense to different ADC channels like so:</p> <p>!image-2022-11-18-18-36-48-974.png!</p> <p>!image-2022-11-18-18-36-55-610.png!</p> <p>In adConv1_ChnConfig0 there is mapped ADC pin EXT6 (current measurement)</p> <p>In adConv1_ChnConfig1 there is mapped the same ADC pin EXT6, but with interrupt on end of conversion</p> <p>In adConv1_ChnConfig2 there is mapped ADC pin EXT7 (voltage measurement)</p> <p>However, I cannot achieve this by RTD/ graphical tool for S32K144(or S32M2). There is a limitation that the same ADC external input pin cannot be assigned to more than one ADC channel.</p> <p>!image-2022-11-18-18-37-17-089.png!</p> <p>The graphical tool then issues an error message</p> <p>!image-2022-11-18-18-37-28-929.png!</p> <p>In my opinion, the problem is the tool looks at ADC Physical channel name(HW pin in fact) whether it is unique within the config. However it would be better to check Name for duplicity.</p>

ID	Subtype	Headline and Description
		<p>Otherwise we cannot use the config tool for an application of the sort I describe above.</p> <p>Preconditions:</p> <p>N.A.</p> <p>Test Case ID (internal TC that caught the defect) optional: N.A.</p> <p>Observed behavior: IPL configurator restricts using same physical channel in multiple control channels</p> <p>Expected behavior:</p> <p>Same physical channel is allowed to be used for multiple control channels (corresponding to SCx register).</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>In IPL configurator code: use "Name" instead of "AdcChannelName" in this constraint: <constraint cond_expr="\$this.findDuplicates(item > item.getSetting('AdcChannelName').value()).length() == 0" description="Channel Name must be unique in the channel configurations array." level="error"/></p>
ARTD-45755	New Feature	<p>[PORT] Recommended configuration can not be integrated by EB automatically</p> <p>Detailed description (how to reproduce it): Elektrobit is reporting an issue when integrating the Port Recommended configuration.</p> <p>Current PortRecConfiguration_JtagPins.xdm for S32K3 2.0.0 is:</p> <pre><d:lst type="TOP-LEVEL-PACKAGES"> <d:ctr name="Port" type="AR-PACKAGE"> <d:lst type="ELEMENTS"> <d:chc name="Port" type="AR-ELEMENT" value="MODULE-CONFIGURATION"> <d:ctr type="MODULE-CONFIGURATION"> <a:a name="DEF" value="ASPath:/TS_T40D34M20I0R0/Port"/> <d:var name="IMPLEMENTATION_CONFIG_VARIANT" type="ENUMERATION" value="VariantPostBuild"> <a:a name="IMPORTER_INFO" value="@DEF"/> </d:var></pre> <p>The fix would be:</p> <pre><d:lst type="TOP-LEVEL-PACKAGES"> <d:ctr name="TS_T40D34M20I0R0" type="AR-PACKAGE"> <d:lst type="ELEMENTS"> <d:chc name="PortRecConfigurationStandard" type="AR-ELEMENT" value="MODULE-CONFIGURATION"> <d:ctr type="MODULE-CONFIGURATION"> <a:a name="DEF" value="ASPath:/TS_T40D34M20I0R0/Port"/> <d:var name="IMPLEMENTATION_CONFIG_VARIANT" type="ENUMERATION" value="VariantPostBuild"> <a:a name="IMPORTER_INFO" value="@DEF"/> </d:var></pre> <p>Preconditions: This issue was reported for S32K3 2.0.0</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: Port can not be fully integrated by EB.</p> <p>Expected behavior: Port should be fully integrated by EB.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Verify and apply EB suggested changed.</p>
ARTD-45917	Bug	<p>[CAN] The bswmd for CAN is generated with infix Can_43_FLEXCAN_Bswmd.xml while the signing list file is looking for Can_Bswmd.xml</p> <p>Detailed description (how to reproduce it): [The bwmd for CAN is generated with infix Can_43_FLEXCAN_Bswmd.xml while the signing list file is looking for Can_Bswmd.xml]</p> <p>Preconditions: [The bwmd is enabled in release build plan]</p> <p>Test Case ID (internal TC that caught the defect) optional: []</p> <p>Observed behavior: [The bwmd for CAN is generated Can_Bswmd.xml]</p>

ID	Subtype	Headline and Description
		<p>Expected behavior: [The bwmd for CAN is generated with infx Can_43_FLEXCAN_Bswmd.xml]</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-46120	Bug	<p>[S32M24x CD02] [Gdu] On S32M244LC, PMC block GDU module by raise flag errors on PMC Monitor register</p> <p>Detailed description (how to reproduce it): On S32M244LC, PMC blocks GDU module by raising flag errors on the Monitor register</p> <p>Preconditions: After enabling GDU, there is no GDU fault report by AE</p> <p>Test Case ID (internal TC that caught the defect) optional: Gdu_TS_001</p> <p>Observed behavior: After enabling GDU, there is GDU fault report by AE</p> <p>Expected behavior: After enabling GDU, there is no GDU fault report by AE</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-46148	Bug	<p>[WDG] The HLD example generate code warning and wrong description on EB</p> <p>Detailed description (how to reproduce it): 1. Open Wdg_example_S32M242/Wdg_example_S32M244 example form one plugin 2. open in cygwin the path to the example root 3. Write make generate into the console click enter 4. Write make build into the console click enter</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: The HLD example generate code warning Wdg_example_S32M244</p> <p>WARNING 22-11-28,17:06:51 (1648) Created required node "/AUTOSAR/TOP-LEVEL-PACKAGES/Ae/ELEMENTS/Ae/AeHvmHviConfig/AeHvmHviGeneralConfig/AeHvmUnderControllsrCallback" in container "/Ae/Ae/AeHvmHviConfig/AeHvmHviGeneralConfig"</p> <p>WARNING 22-11-28,17:06:51 (1648) Created required node "/AUTOSAR/TOP-LEVEL-PACKAGES/Wdg_43_Instance2/ELEMENTS/Wdg/WdgSettingsConfig/WdgSettingsConfiguration/WdgWatchdogToken" in container "/Wdg_43_Instance2/Wdg/WdgSettingsConfig/WdgSettingsConfiguration"</p> <p>Wdg_example_S32M242</p> <p>WARNING 22-11-28,17:09:42 (1069) The node "/AUTOSAR/TOP-LEVEL-PACKAGES/Spi/ELEMENTS/Spi/SpiGeneral/SpiPhyUnit/SpiPhyUnit_1/SpiPhyRxDmaChannel" with value "ASPath:/Mcl/Mcl/MclConfig/DMA_LPSP1_RX" does not refer to nodes.</p> <p>WARNING 22-11-28,17:09:42 (1069) The node "/AUTOSAR/TOP-LEVEL-PACKAGES/Spi/ELEMENTS/Spi/SpiGeneral/SpiPhyUnit/SpiPhyUnit_1/SpiPhyTxDmaChannel" with value "ASPath:/Mcl/Mcl/MclConfig/DMA_LPSP1_TX" does not refer to nodes.</p> <p>Unattended wizard "GenerateAllVariants (Execute multiple tasks)(GenerateAllVariants)" exited with warnings.</p> <p>Wrong description on EB !image-2022-11-28-17-40-02-616.png!</p> <p>Expected behavior: The example project generate no warnings, errors and update readme file</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-46151	Bug	<p>[dpga] Examples fail for S32M24x RTD R21-11 1.9.0 CD02</p> <p>Detailed description (how to reproduce it):</p> <p>There is not DPGA_UM.pdf*</p> <p>Step 1: Open S32DS and get in to Dpga_example_S32M242.</p> <p>Step 2: Open S32 Configuration tools/ open Peripherals.</p> <p>Step 3: Open Documentation of Dpga.</p> <p>There is hard fault after I go to argument Mcu_InitClock on M242.</p>

ID	Subtype	Headline and Description
		<p>Preconditions: Wrong description in S32M244 and S32M242 Example on EB and CT. Besides, There is not information about expect output voltage which to know purpose of this example.</p> <p>!image-2022-11-28-18-07-07-318.png!</p> <p>!image-2022-11-28-18-07-14-295.png!</p> <p>There isn't DPGA_UM.pdf when I enter documentation on CT. Make sure you typed the name correctly.</p> <p>!image-2022-11-28-18-07-21-846.png!image-2022-11-28-18-07-28-646.png! This example jump to hard fault after I go to argument Mcu_InitClock(McuClockSettingConfig_0) for M242.</p> <p>!image-2022-11-28-18-07-36-098.png!</p> <p>!image-2022-11-28-18-07-42-774.png!</p> <p>Test Case ID (internal TC that caught the defect) optional</p> <p>Dpga_example_S32M242</p> <p>Observed behavior:</p> <p>Expected behavior:</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Update the example info and config for M242</p>
ARTD-46179	Bug	<p>[WDG] The description of some nodes is not detailed</p> <p>Detailed description (how to reproduce it): Step 1: Clean generate TS Wdg_TS_311</p> <p>Step 2: Open EB and check description of node</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: The description of some nodes is not detailed !image-2022-11-29-09-39-57-465.png!width=748,height=373!</p> <p>Expected behavior: Update description for new nodes of AeWdog instance</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-46312	Bug	<p>[SPI][M24x] Half duplex async transmit in CS continuous mode can not de-assert CS signal to end the transmission</p> <p>Detailed description (how to reproduce it): If at least 1 Slave is available then Half duplex Master async transmit in CS continuous mode can not de-assert CS signal to end the transmission.</p> <p>Preconditions: At least 1 Slave is available.</p> <p>Test Case ID (internal TC that caught the defect) optional: Spi_HalfDuplexTransfer example</p> <p>Observed behavior: Half duplex Master async transmit in CS continuous mode can not de-assert CS signal to end the transmission.</p> <p>Expected behavior: Half duplex Master async transmit in CS continuous mode can transfer successfully.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-46355	Bug	<p>[ICU] [S32K1XX RTD] Ftm_lcu_ip_SignalMeasurement warning for boundaries array</p> <p>Detailed description (how to reproduce it): Customer compile source code with option [-Warray-bounds] and receive warnings as below: Description Resource Path Location Type</p>

ID	Subtype	Headline and Description
		<p>array subscript is above array bounds [-Warray-bounds] Ftm_Icu_Ip_Irq.c /MCSPT1AK144_BLD6Step/MCAL/ lcu_TS_T40D2M10I1R0/src line 276 C/C Problem array subscript is above array bounds [-Warray-bounds] Ftm_Icu_Ip_Irq.c /MCSPT1AK144_BLD6Step/MCAL/ lcu_TS_T40D2M10I1R0/src line 277 C/C Problem array subscript is above array bounds [-Warray-bounds] Ftm_Icu_Ip_Irq.c /MCSPT1AK144_BLD6Step/MCAL/ lcu_TS_T40D2M10I1R0/src line 279 C/C Problem array subscript is above array bounds [-Warray-bounds] Ftm_Icu_Ip_Irq.c /MCSPT1AK144_BLD6Step/MCAL/ lcu_TS_T40D2M10I1R0/src line 281 C/C Problem array subscript is above array bounds [-Warray-bounds] Ftm_Icu_Ip_Irq.c /MCSPT1AK144_BLD6Step/MCAL/ lcu_TS_T40D2M10I1R0/src line 469 C/C Problem array subscript is above array bounds [-Warray-bounds] Ftm_Icu_Ip_Irq.c /MCSPT1AK144_BLD6Step/MCAL/ lcu_TS_T40D2M10I1R0/src line 473 C/C Problem array subscript is above array bounds [-Warray-bounds] Ftm_Icu_Ip_Irq.c /MCSPT1AK144_BLD6Step/MCAL/ lcu_TS_T40D2M10I1R0/src line 489 C/C Problem array subscript is above array bounds [-Warray-bounds] Ftm_Icu_Ip_Irq.c /MCSPT1AK144_BLD6Step/MCAL/ lcu_TS_T40D2M10I1R0/src line 493 C/C Problem array subscript is above array bounds [-Warray-bounds] Ftm_Icu_Ip_Irq.c /MCSPT1AK144_BLD6Step/MCAL/ lcu_TS_T40D2M10I1R0/src line 517 C/C Problem array subscript is above array bounds [-Warray-bounds] Ftm_Icu_Ip_Irq.c /MCSPT1AK144_BLD6Step/MCAL/ lcu_TS_T40D2M10I1R0/src line 706 C/C Problem array subscript is above array bounds [-Warray-bounds] Ftm_Icu_Ip_Irq.c /MCSPT1AK144_BLD6Step/MCAL/ lcu_TS_T40D2M10I1R0/src line 708 C/C Problem array subscript is above array bounds [-Warray-bounds] Ftm_Icu_Ip_Irq.c /MCSPT1AK144_BLD6Step/MCAL/ lcu_TS_T40D2M10I1R0/src line 713 C/C Problem</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: Warning error with array boundaries of parameter "HwChannel" when hwchannel = 0; The customer analysis is attached in attachment (from lowest position up to top).</p> <p>Expected behavior: There's no warning report</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: We understand that in function Ftm_Icu_Ip_SignalMeasurement, in High time and Low time mode, hwchannel cannot be 0. But it still a potential risk and Customer request to analyze for an update to prevent the risk that it can be zero. Dev team please help to analyze this request and update source code if needed[^Follow-up of calls starting from warning position.c]</p>
ARTD-46517	Bug	<p>Dpga_Ip config from Peripherals tool(non-Autosar driver) does not generate files</p> <p>Detailed description (how to reproduce it): Once Dpga_Ip added to Drivers in peripherals tool and blanking time triggers configured, the error appears</p> <p>!DPGA_Ip-1.bmp!</p> <p>Preconditions: Dpga_Ip used in Drivers in Peripherals tool of S32DS(version described)</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: respective code for Dpga_Ip not generated</p> <p>Expected behavior: To generate the respective Dpga_Ip code from Peripherals tool</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Change DpgaDevErrorDetect to Dpga{*)Ip{*)DevErrorDetect in Dpga_Ip_CfgDefines.h</p> <p>!DPGA_Ip2.bmp!</p>
ARTD-46526	New Feature	<p>[DPGA] Dpga_Ip does not allow to set trips and trip levels</p> <p>Detailed description (how to reproduce it): GUI for Dpga_Ip does not give the possibility to set high and low limits and the respective filters</p> <p>!Dpga_Ip3.bmp!</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior:</p>

ID	Subtype	Headline and Description
		<p>Settings unavailable</p> <p>Expected behavior: Limits and filters to be adjustable</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-46641	Bug	<p>[LIN] function Lin_SetClockMode should be supported infix in K3XX</p> <p>Detailed description (how to reproduce it): function Lin_SetClockMode should be support infix</p> <p>Preconditions: !image-2022-12-07-14-26-02-064.png!</p> <p>Test Case ID (internal TC that caught the defect) optional: Lin_TC_FCT_0101, Lin_TC_FCT_0100</p> <p>Observed behavior: N/A</p> <p>Expected behavior: function Lin_SetClockMode should change Lin_43_LPUART_FLEXIO_SetClockMode to support infix</p> <p>Proposed solution optional: [...]</p>
ARTD-46742	Bug	<p>[SPI][S32K3XX] For Flexio, IPW config variable FirstChannel = TRUE, so Flexio IP DMA cannot operate due to checking this variable</p> <p>Detailed description (how to reproduce it): For Flexio, IPW config variable FirstChannel = TRUE, so Flexio IP DMA cannot operate due to checking this variable.</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: Lpspi_Flexio_Ip_Transfer Example</p> <p>Observed behavior: For Flexio, IPW config variable FirstChannel = TRUE, so Flexio IP DMA cannot operate due to checking this variable.</p> <p>Expected behavior: Flexio IP DMA operate normally.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-46823	Bug	<p>[Platform]SW32ZE_RTD_R21-11_0.9.0_P01: Issues with VERSION INFORMATION of Platform</p> <p>Detailed description (how to reproduce it): According to AUTOSAR_SWS_BSWGeneral.pdf, the version information is defined like <MIP>_VENDOR_ID (see attached Published_Information.png) with MIP being <Ma>[_<vi>_<ai>] (see MIP_Define.png). The problem is that the Module abbreviation "Platform" is reserved for Platform Types (see Module_List.png). The defines like PLATFORM_VENDOR_ID PLATFORM_AR_RELEASE_MAJOR_VERSION are reserved for the PlatformTypes.h file (generate file). But in the MCAL, the CDD Platform uses these macros to define its version information. This can lead to redefinitions.</p> <p>!image-2022-12-09-14-42-03-929.png!</p> <p>!image-2022-12-09-14-46-12-880.png!</p> <p>!image-2022-12-09-14-46-45-077.png!</p> <p>Preconditions: #define PLATFORM_VENDOR_ID 43 #define PLATFORM_AR_RELEASE_MAJOR_VERSION 4 #define PLATFORM_AR_RELEASE_MINOR_VERSION 7 #define PLATFORM_AR_RELEASE_REVISION_VERSION 0 #define PLATFORM_SW_MAJOR_VERSION 0 #define PLATFORM_SW_MINOR_VERSION 9 #define PLATFORM_SW_PATCH_VERSION 0</p> <p>Test Case ID (internal TC that caught the defect) optional: None</p>



ID	Subtype	Headline and Description
		<p>Observed behavior:</p> <pre>#define PLATFORM_TYPES_VENDOR_ID 43 #define PLATFORM_TYPES_AR_RELEASE_MAJOR_VERSION 4 #define PLATFORM_TYPES_AR_RELEASE_MINOR_VERSION 7 #define PLATFORM_TYPES_AR_RELEASE_REVISION_VERSION 0 #define PLATFORM_TYPES_SW_MAJOR_VERSION 0 #define PLATFORM_TYPES_SW_MINOR_VERSION 9 #define PLATFORM_TYPES_SW_PATCH_VERSION 0</pre> <p>Expected behavior: as Preconditions</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: as Preconditions</p>
ARTD-46985	New Feature	<p>[SPI][S32K1xx_M24x] Support frame size from 1 to 64bit followed Autosar 4.7 for HLD</p> <p>Detailed description (how to reproduce it): Update Resource Spi.SpiFrameSizeMax and Min followed Autosar 4.7 for HLD.</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: Lpspi_Flexio_Ip_Transfer example</p> <p>Observed behavior: Update Resource Spi.SpiFrameSizeMax and Min followed Autosar 4.7 for HLD.</p> <p>Expected behavior: Update Resource Spi.SpiFrameSizeMax and Min followed Autosar 4.7 for HLD.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-46992	Bug	<p>[Uart] Uart header file shall follows the naming convention as CDD_Uart.h</p> <p>Detailed description (how to reproduce it): For CDD drivers, the naming convention should be: CDD_[Module].h, according to the following spec:</p>  <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: The header file in Uart is Uart.h, which doesn't follow AUTOSAR spec.</p> <p>Expected behavior: The header file in Uart should be CDD_Uart.h</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: CE's comment: All CDD modules follow the naming convention, except uart. We should have an unique naming convention.</p>
ARTD-47212	Bug	<p>[ETH][S32K1] Enet_Ip_ProvideRxBuff() disables receive interrupt</p> <p>Detailed description (how to reproduce it): Read received frame by Enet_Ip_ReadFrame() and release its Rx buffer by calling Enet_Ip_ProvideRxBuff() in the Rx interrupt callback function.</p> <p>Enet_Ip_ProvideRxBuff() uses incorrect mask to clear INT bit in the enhanced Rx buffer descriptor.</p> <p>Preconditions: Rx interrupt enabled in Enet_Ip configuration (EthCtrlEnableRxInterrupt = true)</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: After reading received frame by Enet_Ip_ReadFrame() and releasing its Rx buffer by calling Enet_Ip_ProvideRxBuff() in the Rx interrupt callback function, only the first N (where N = EthCtrlConfigIngressFifoBufTotal) frames successfully generate ENET Rx interrupt. Subsequent frames do not generate Rx interrupt.</p> <p>Expected behavior: All received frames shall generate Rx interrupt.</p>

ID	Subtype	Headline and Description
		<p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: In Enet_Ip_ProvideRxBuff(), line #1213, modify Bd->Enh1 and = ENET_{*}TX{*}_ENH1_INT_MASK; to Bd->Enh1 and = ENET_{*}RX{*}_ENH1_INT_MASK;</p>
ARTD-52394	Bug	<p>[S32K1][pwm] PWM Center Aligned mode doesn't support Paired Channel enable</p> <p>Detailed description (how to reproduce it): When the counter mode of PWN is configured to Center Aligned mode, the click box of Paired Channel enable is unavailable. See following screenshots:</p> <p>!image-2023-01-06-11-18-30-143.png!</p> <p>!image-2023-01-06-11-18-34-178.png!</p> <p>However, paired channel outputs do NOT rely on counter mode. The FTM module supports paired center aligned PWM outputs.</p> <p>Preconditions: Set counter mode to center aligned mode</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: The click box of Paired Channel enable is unavailable</p> <p>Expected behavior: Paired Channels should be configurable in center aligned timer mode</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-52508	Bug	<p>[UART] The number of bytes remaining and the status of the channel do not match</p> <p>Detailed description (how to reproduce it): This issue was raised for: IAD-1504 ticket from iMx team Issue:</p> <p>Use the Uart_GetStatus function to read the transmission status and the remaining bytes of the channel: !screenshot-1.png!thumbnail!</p> <p>Check the return status T_UartStatus is UART_STATUS_NO_ERROR !screenshot-2.png!thumbnail!</p> <p>But the number of remaining bytes is not 0 !screenshot-3.png!thumbnail!</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: N/A</p> <p>Expected behavior: Lpuart_Uart_Ip_GetReceiveStatus and Lpuart_Uart_Ip_GetTransmitStatus function need to use exclusive area to protect status checking and update the remaining bytes</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Lpuart_Uart_Ip_GetReceiveStatus and Lpuart_Uart_Ip_GetTransmitStatus function need to use exclusive area</p>
ARTD-52965	New Feature	<p>[S32CT] [GPT] Update CT generation of code to work in JS strict mode</p> <p>NewWorkDescription:</p> <p>Note: Only Peripherals Tool's components are affected{color}*.</p> <p>There has been an update to the System module: System scripts now run in strict mode and contain include guards to protect against multiple inclusion System utilities / functions have been made read-only Code templates are now evaluated in strict mode so that developers can be aware of overwriting existing variables or using undeclared variables*.</p>

ID	Subtype	Headline and Description
		<p>Requirement source: Consequence of https://jira.sw.nxp.com/browse/ARTD-23864 (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: What you have to do: ## Open S32DS's logging file (swtools.log) or launch the program with console logging activated (e.g. run ".\s32ds.exe consoleLog in CMD/PowerShell) ## Create a new project and instantiate your high-level / low-level component. ## Fix the encountered errors related to your component. Most of them will be along the lines of "ReferenceError: <variable_name> is not defined" or "TypeError: <variable_name> is not a writable property of [object global]". Both can be resolved by simply defining the offending variable using "var". ## Remove inclusions of "refsSolver.js" in your code templates or code generator scripts. If there's an API you need from that file which is not provided in codegeneratorUtils.js, please let me know.</p>
ARTD-53042	New Feature	<p>[Platform] Move MPU IP to Platform</p> <p>NewWorkDescription: According to the SOW, it was decided to move the Mpu Ip (Mpu_M7, Mpu_M33, Smpu) from RM to Platform https://nxp1.sharepoint.com/:w:/r/sites/Zebra/_layouts/15/Doc.aspx?sourcedoc=%7B7CCDA70E-A524-4353-B765-555A665E295B%7D&id=S32%20RTD%20for%20S32ZSE%200.8.0%20SOW.docx&action=defaultandmobileredirect=true&cid=8bdb9bbc-3ec2-498a-8a2b-70a6c7b42b23</p> <p>Requirement source: NA (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Move Mpu_Ip (Mpu_M7, Mpu_M33, Smpu) code, configuration and requirements from Rm to Platform</p>
ARTD-53067	New Feature	<p>[base] Add LinTrcv_43_AE_MemMap file to support infix according CPR_RTD_00195.lintrcv</p> <p>NewWorkDescription: Add LinTrcv_43_AE_MemMap file to support infix according CPR_RTD_00195.lintrcv</p> <p>Requirement source: [...] CPRT CPR_RTD_00195.lintrcv</p> <p>Proposed solution optional: Add LinTrcv_43_AE_MemMap file to support infix according CPR_RTD_00195.lintrcv</p>
ARTD-53547	New Feature	<p>[SPI][SJA][K1]Update code the SPI driver SW32K3_RTD_4_4_1_0_0 to perform transmit no gap</p> <p>NewWorkDescription:</p> <p>The customer expects when Spi transmits 37 bytes conservative no gaps occur.</p> <p>But with the present Spi driver, this function didn't support the Framesize > 255 or the Framesize < 4 To SPI transmit no gap with a frame size greater than 255 or frame size is an odd number smaller than 4, Spi driver needs to update as below: # File Lpspi_Ip.h Change the</p> <p>Lpspi_Ip_StatusType Lpspi_Ip_UpdateFrameSize(const Lpspi_Ip_ExternalDeviceType ExternalDevice, uint8 FrameSize);</p> <p>to</p> <p>Lpspi_Ip_StatusType Lpspi_Ip_UpdateFrameSize(const Lpspi_Ip_ExternalDeviceType ExternalDevice, uint16 FrameSize);</p> <p># File Lpspi_Ip_Types.h Change:</p> <pre>typedef struct { uint8 FrameSize; /**< Frame size configured / boolean Lsb; /**< Transfer LSB first or MSB first / uint32 DefaultData; /**< Default data to send when TxBuffer is NULL_PTR / #if (STD_ON == LPSP_I_P_HALF_DUPLEX_MODE_SUPPORT) Lpspi_Ip_HalfDuplexType TransferType; /**< TransferType / #endif } Lpspi_Ip_DeviceParamsType;</pre> <p>To:</p> <pre>typedef struct { uint16 FrameSize; /**< Frame size configured / boolean Lsb; /**< Transfer LSB first or MSB first / uint32 DefaultData;</pre>

ID	Subtype	Headline and Description
		<pre> /**< Default data to send when TxBuffer is NULL_PTR / #if (STD_ON == LPSPi_IP_HALF_DUPLEX_MODE_SUPPORT) Lpspi_Ip_HalfDuplexType TransferType; /**< TransferType / #endif } Lpspi_Ip_DeviceParamsType; 3. File Lpspi_Ip.c 3.1: Change Lpspi_Ip_StatusType Lpspi_Ip_UpdateFrameSize(const Lpspi_Ip_ExternalDeviceType ExternalDevice, uint8 FrameSize) to . Lpspi_Ip_StatusType Lpspi_Ip_UpdateFrameSize(const Lpspi_Ip_ExternalDeviceType ExternalDevice, uint16 FrameSize) 3.2: Change a code part in the static void Lpspi_TransmitTxInit(uint8 Instance, uint8 TxBuffer, uint16 NumberOfFrames) function as below: else if (State->ExternalDevice->DeviceParams->FrameSize < 17u) { if ((NumberOfFrames%2u) == 0) { State->ExpectedFifoWrites = NumberOfFrames/2u; } else { State->ExpectedFifoWrites = NumberOfFrames/2u 1u; } } else { if ((NumberOfFrames%4u) == 0) { State->ExpectedFifoWrites = NumberOfFrames/4u; } else { State->ExpectedFifoWrites = NumberOfFrames/4u 1u; } } } 3.3: Change a code part in the static void Lpspi_TransmitRxInit(uint8 Instance, uint8 TxBuffer, uint16 NumberOfFrames) function as below: else if (State->ExternalDevice->DeviceParams->FrameSize< 17u) { if ((NumberOfFrames%2u) == 0) { State->ExpectedFifoReads = NumberOfFrames/2u; } else { State->ExpectedFifoReads = NumberOfFrames/2u 1u; } } else { if ((NumberOfFrames%4u) == 0) { State->ExpectedFifoReads = NumberOfFrames/4u; } else { State->ExpectedFifoReads = NumberOfFrames/4u 1u; } } } Requirement source: N/A (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: As NewWorkDescription </pre>
ARTD-54773	Bug	<p>[Mcu] DIVSLOW couldn't be set to be divided by 1 in Clock tree</p> <p>Detailed description (how to reproduce it): DIVSLOW couldn't be set to be divided by 1 in Clock tree. According to the RefMan, DIVSLOW can be 0b0000, which is divided by 1</p> <p>!divslow-divider.png!</p> <p>!image-2023-02-09-14-40-21-109.png!</p> <p>Preconditions: Configure FLASH clock in S32DS Clock tree configuration</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior:</p>

ID	Subtype	Headline and Description
		<p>DIVSLOW couldn't be set to be divided by 1 in Clock tree</p> <p>Expected behavior: DIVSLOW could be set to be divided by 1 in Clock tree</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: We can modify the generation code to get DIVSLOW divided by 1. However, after modifying the generation code, there is a case that both DIVSLOW and DIVCORE can't be set to /1, because the MCU driver configures the divider before the selector, and by default SYS_CLK source is FIRC (48MHz), which leads to the case that FLS_CLK is 48 MHz, exceed the maximum value.</p> <p>Please consider that case during your test.</p>
ARTD-55421	Bug	<p>[adc] [GENERAL] PLUGINS_DIR should point to RTD plugin folder instead of EB Tresos plugin folder in readme.txt</p> <p>Detailed description (how to reproduce it): In readme.txt file, the following sentence: PLUGINS_DIR The path to the Tresos plugins directory</p> <p>!john_floros_0-1653582301493.png width=696,height=261!</p> <p>In fact, PLUGINS_DIR should point to RTD plugin folder instead of EB Tresos plugin folder in readme.txt</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: PLUGINS_DIR points to EB Tresos plugin folder in readme.txt, which is incorrect.</p> <p>Expected behavior: PLUGINS_DIR should point to RTD plugin folder instead of EB Tresos plugin folder in readme.txt.</p> <p>PLUGINS_DIR The path to the RTD plugins directory Ex: PLUGINS_DIR = C:/NXP/SW32_RTD/eclipse/plugins Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: PLUGINS_DIR should point to RTD plugin folder :</p> <p>PLUGINS_DIR The path to the RTD plugins directory Ex: PLUGINS_DIR = C:/NXP/SW32_RTD/eclipse/plugins</p>
ARTD-55435	Bug	<p>[crypto] [GENERAL] PLUGINS_DIR should point to RTD plugin folder instead of EB Tresos plugin folder in readme.txt</p> <p>Detailed description (how to reproduce it): In readme.txt file, the following sentence: PLUGINS_DIR The path to the Tresos plugins directory</p> <p>!john_floros_0-1653582301493.png width=696,height=261!</p> <p>In fact, PLUGINS_DIR should point to RTD plugin folder instead of EB Tresos plugin folder in readme.txt</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: PLUGINS_DIR points to EB Tresos plugin folder in readme.txt, which is incorrect.</p> <p>Expected behavior: PLUGINS_DIR should point to RTD plugin folder instead of EB Tresos plugin folder in readme.txt.</p> <p>PLUGINS_DIR The path to the RTD plugins directory Ex: PLUGINS_DIR = C:/NXP/SW32_RTD/eclipse/plugins Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: PLUGINS_DIR should point to RTD plugin folder :</p> <p>PLUGINS_DIR The path to the RTD plugins directory Ex: PLUGINS_DIR = C:/NXP/SW32_RTD/eclipse/plugins</p>
ARTD-55441	Bug	<p>[dio] [GENERAL] PLUGINS_DIR should point to RTD plugin folder instead of EB Tresos plugin folder in readme.txt</p> <p>Detailed description (how to reproduce it): In readme.txt file, the following sentence: PLUGINS_DIR The path to the Tresos plugins directory</p>

ID	Subtype	Headline and Description
		<p>width=696,height=261!</p> <p>In fact, PLUGINS_DIR should point to RTD plugin folder instead of EB Tresos plugin folder in readme.txt</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: PLUGINS_DIR points to EB Tresos plugin folder in readme.txt, which is incorrect.</p> <p>Expected behavior: PLUGINS_DIR should point to RTD plugin folder instead of EB Tresos plugin folder in readme.txt.</p> <p>PLUGINS_DIR The path to the RTD plugins directory Ex: PLUGINS_DIR = C:/NXP/SW32_RTD/eclipse/plugins Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: PLUGINS_DIR should point to RTD plugin folder :</p> <p>PLUGINS_DIR The path to the RTD plugins directory Ex: PLUGINS_DIR = C:/NXP/SW32_RTD/eclipse/plugins</p>
ARTD-55443	Bug	<p>[dpga] [GENERAL] PLUGINS_DIR should point to RTD plugin folder instead of EB Tresos plugin folder in readme.txt</p> <p>Detailed description (how to reproduce it): In readme.txt file, the following sentence: PLUGINS_DIR The path to the Tresos plugins directory</p> <p>width=696,height=261!</p> <p>In fact, PLUGINS_DIR should point to RTD plugin folder instead of EB Tresos plugin folder in readme.txt</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: PLUGINS_DIR points to EB Tresos plugin folder in readme.txt, which is incorrect.</p> <p>Expected behavior: PLUGINS_DIR should point to RTD plugin folder instead of EB Tresos plugin folder in readme.txt.</p> <p>PLUGINS_DIR The path to the RTD plugins directory Ex: PLUGINS_DIR = C:/NXP/SW32_RTD/eclipse/plugins Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: PLUGINS_DIR should point to RTD plugin folder :</p> <p>PLUGINS_DIR The path to the RTD plugins directory Ex: PLUGINS_DIR = C:/NXP/SW32_RTD/eclipse/plugins</p>
ARTD-55457	Bug	<p>[gdu] [GENERAL] PLUGINS_DIR should point to RTD plugin folder instead of EB Tresos plugin folder in readme.txt</p> <p>Detailed description (how to reproduce it): In readme.txt file, the following sentence: PLUGINS_DIR The path to the Tresos plugins directory</p> <p>width=696,height=261!</p> <p>In fact, PLUGINS_DIR should point to RTD plugin folder instead of EB Tresos plugin folder in readme.txt</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: PLUGINS_DIR points to EB Tresos plugin folder in readme.txt, which is incorrect.</p> <p>Expected behavior: PLUGINS_DIR should point to RTD plugin folder instead of EB Tresos plugin folder in readme.txt.</p> <p>PLUGINS_DIR The path to the RTD plugins directory Ex: PLUGINS_DIR = C:/NXP/SW32_RTD/eclipse/plugins</p>

ID	Subtype	Headline and Description
		<p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>PLUGINS_DIR should point to RTD plugin folder :</p> <p>PLUGINS_DIR The path to the RTD plugins directory Ex: PLUGINS_DIR = C:/NXP/SW32_RTD/eclipse/plugins</p>
ARTD-55461	Bug	<p>[i2c] [GENERAL] PLUGINS_DIR should point to RTD plugin folder instead of EB Tresos plugin folder in readme.txt</p> <p>Detailed description (how to reproduce it): In readme.txt file, the following sentence: PLUGINS_DIR The path to the Tresos plugins directory</p> <p>!john_floros_0-1653582301493.png!width=696,height=261!</p> <p>In fact, PLUGINS_DIR should point to RTD plugin folder instead of EB Tresos plugin folder in readme.txt</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: PLUGINS_DIR points to EB Tresos plugin folder in readme.txt, which is incorrect.</p> <p>Expected behavior: PLUGINS_DIR should point to RTD plugin folder instead of EB Tresos plugin folder in readme.txt.</p> <p>PLUGINS_DIR The path to the RTD plugins directory Ex: PLUGINS_DIR = C:/NXP/SW32_RTD/eclipse/plugins Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>PLUGINS_DIR should point to RTD plugin folder :</p> <p>PLUGINS_DIR The path to the RTD plugins directory Ex: PLUGINS_DIR = C:/NXP/SW32_RTD/eclipse/plugins</p>
ARTD-55467	Bug	<p>[lin] [GENERAL] PLUGINS_DIR should point to RTD plugin folder instead of EB Tresos plugin folder in readme.txt</p> <p>Detailed description (how to reproduce it): In readme.txt file, the following sentence: PLUGINS_DIR The path to the Tresos plugins directory</p> <p>!john_floros_0-1653582301493.png!width=696,height=261!</p> <p>In fact, PLUGINS_DIR should point to RTD plugin folder instead of EB Tresos plugin folder in readme.txt</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: PLUGINS_DIR points to EB Tresos plugin folder in readme.txt, which is incorrect.</p> <p>Expected behavior: PLUGINS_DIR should point to RTD plugin folder instead of EB Tresos plugin folder in readme.txt.</p> <p>PLUGINS_DIR The path to the RTD plugins directory Ex: PLUGINS_DIR = C:/NXP/SW32_RTD/eclipse/plugins Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>PLUGINS_DIR should point to RTD plugin folder :</p> <p>PLUGINS_DIR The path to the RTD plugins directory Ex: PLUGINS_DIR = C:/NXP/SW32_RTD/eclipse/plugins</p>
ARTD-55491	Bug	<p>[platform] [GENERAL] PLUGINS_DIR should point to RTD plugin folder instead of EB Tresos plugin folder in readme.txt</p> <p>Detailed description (how to reproduce it): In readme.txt file, the following sentence: PLUGINS_DIR The path to the Tresos plugins directory</p> <p>!john_floros_0-1653582301493.png!width=696,height=261!</p> <p>In fact, PLUGINS_DIR should point to RTD plugin folder instead of EB Tresos plugin folder in readme.txt</p>

ID	Subtype	Headline and Description
		<p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: PLUGINS_DIR points to EB Tresos plugin folder in readme.txt, which is incorrect.</p> <p>Expected behavior: PLUGINS_DIR should point to RTD plugin folder instead of EB Tresos plugin folder in readme.txt.</p> <p>PLUGINS_DIR The path to the RTD plugins directory Ex: PLUGINS_DIR = C:/NXP/SW32_RTD/eclipse/plugins Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: PLUGINS_DIR should point to RTD plugin folder :</p> <p>PLUGINS_DIR The path to the RTD plugins directory Ex: PLUGINS_DIR = C:/NXP/SW32_RTD/eclipse/plugins</p>
ARTD-55495	Bug	<p>[port] [GENERAL] PLUGINS_DIR should point to RTD plugin folder instead of EB Tresos plugin folder in readme.txt</p> <p>Detailed description (how to reproduce it): In readme.txt file, the following sentence: PLUGINS_DIR The path to the Tresos plugins directory</p> <p>width=696,height=261!</p> <p>In fact, PLUGINS_DIR should point to RTD plugin folder instead of EB Tresos plugin folder in readme.txt</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: PLUGINS_DIR points to EB Tresos plugin folder in readme.txt, which is incorrect.</p> <p>Expected behavior: PLUGINS_DIR should point to RTD plugin folder instead of EB Tresos plugin folder in readme.txt.</p> <p>PLUGINS_DIR The path to the RTD plugins directory Ex: PLUGINS_DIR = C:/NXP/SW32_RTD/eclipse/plugins Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: PLUGINS_DIR should point to RTD plugin folder :</p> <p>PLUGINS_DIR The path to the RTD plugins directory Ex: PLUGINS_DIR = C:/NXP/SW32_RTD/eclipse/plugins</p>
ARTD-55840	Bug	<p>[ETH]: The RMII output buffer CLK didn't enable when configure in internal loopback mode</p> <p>Detailed description (how to reproduce it): The RMII output buffer CLK didn't enable when configure in internal loopback mode. There is no place to operate the SIM(IP_SIM->MISCTRL0 = SIM_MISCTRL0_RMII_CLK_OBE_MASK;) register in the driver code.</p> <p>Preconditions: When ETH is configured in internal loopback mode.</p> <p>Test Case ID (internal TC that caught the defect) optional: None</p> <p>Observed behavior: Can't work normally in internal loopback mode.</p> <p>Expected behavior: Work normally in internal loopback mode.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Add the process for the SIM register in the initial stage.</p>
ARTD-56989	Bug	<p>[LinIf] Fix build failed by incorrect condition</p> <p>Detailed description (how to reproduce it): The #if condition is incorrect. Need to fix the condition as below:</p>

ID	Subtype	Headline and Description
		<p>#if define()</p> <p>#endif</p> <p>Preconditions: Using Linif</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: Incorrect condition</p> <p>Expected behavior: Correct condition</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-58508	Bug	<p>[Gdu] Synchronization enable and HD high voltage detect not propagated to the generated files</p> <p>Detailed description (how to reproduce it): Settings of Synchronization enable and HD high voltage detect are not propagated to the generated files.</p> <p>!GDU1.PNG!</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: The settings in the picture above are not propagated to the generated structure. The highlighted parameters in the picture below remain at zero value regardless of the settings in the graphical tool. !GDU2.PNG!</p> <p>Expected behavior: To get propagated to the generated structure</p> <p>Proposed solution optional: N/A</p>
ARTD-58791	Bug	<p>[CAN] Update the driver according with SWS_Can_00441 and SWS_Can_00442</p> <p>Detailed description (how to reproduce it):</p> <p>The CAN driver MainFunctions names shall be according with SWS_Can_00441 and [SWS_Can_00442] correct. Now we have a deviation mentioned in manual and this will lead to BSWMD error</p> <p>[SWS_Can_00441] [If more than one main function period is configured by CanMainFunctionRWPeriods (see ECUC_Can_00437), the name of the Can_MainFunction_Write() functions shall be # Can_MainFunction_Write_<CanMainFunctionRWPeriods.ShortName>() for each CanMainFunctionRWPeriods that is referenced by at least one TRANSMIT CanHardwareObject (see ECUC_Can_00438).</p> <p>[SWS_Can_00442] [If more than one main function period is configured by CanMainFunctionRWPeriods (see ECUC_Can_00437), the name of the Can_MainFunction_Read() functions shall be # Can_MainFunction_Read_<CanMainFunctionRWPeriods.ShortName>() for each CanMainFunctionRWPeriods that is referenced by at least one RECEIVE CanHardwareObject (see ECUC_Can_00438)</p> <p>Don't forgot if an update is taken then to update the documentation too by remove the deviation and check if the driver is still complaint with the VSMD report.</p> <p>Preconditions: Use Polling mode with mainfunctions read\write</p> <p>Test Case ID (internal TC that caught the defect) optional: n/A</p> <p>Observed behavior: We kept ASR 4.3 older requirement.</p> <p>Expected behavior: Comply with standard requirements SWS_Can_00441 and SWS_Can_00442</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>

ID	Subtype	Headline and Description
ARTD-58867	Bug	<p>[Base]SW32ZE_RTD_R21-11_0.9.0_P01: Issues with VERSION INFORMATION in BASE</p> <p>Detailed description (how to reproduce it): According to AUTOSAR_SWS_BSWGeneral.pdf, the version information is defined like <MIP>_VENDOR_ID (see attached Published_Information.png) with MIP being <Ma>[_<vi> _<ai>] (see MIP_Define.png). The problem is that the Module abbreviation "Platform" is reserved for Platform Types (see Module_List.png). The defines like PLATFORM_VENDOR_ID PLATFORM_AR_RELEASE_MAJOR_VERSION are reserved for the PlatformTypes.h file (generate file). But in the MCAL, the CDD Platform uses these macros to define its version information. This can lead to redefinitions.</p> <p>!image-2022-12-09-14-42-03-929.png!</p> <p>!image-2022-12-09-14-46-12-880.png!</p> <p>!image-2022-12-09-14-46-45-077.png!</p> <p>Preconditions: #define PLATFORM_VENDOR_ID 43 #define PLATFORM_AR_RELEASE_MAJOR_VERSION 4 #define PLATFORM_AR_RELEASE_MINOR_VERSION 7 #define PLATFORM_AR_RELEASE_REVISION_VERSION 0 #define PLATFORM_SW_MAJOR_VERSION 0 #define PLATFORM_SW_MINOR_VERSION 9 #define PLATFORM_SW_PATCH_VERSION 0</p> <p>Test Case ID (internal TC that caught the defect) optional: None</p> <p>Observed behavior: #define PLATFORM_TYPES_VENDOR_ID 43 #define PLATFORM_TYPES_AR_RELEASE_MAJOR_VERSION 4 #define PLATFORM_TYPES_AR_RELEASE_MINOR_VERSION 7 #define PLATFORM_TYPES_AR_RELEASE_REVISION_VERSION 0 #define PLATFORM_TYPES_SW_MAJOR_VERSION 0 #define PLATFORM_TYPES_SW_MINOR_VERSION 9 #define PLATFORM_TYPES_SW_PATCH_VERSION 0</p> <p>Expected behavior: as Preconditions</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: as Preconditions</p>
ARTD-58981	Bug	<p>[UART] The number of bytes remaining and the status of the channel do not match belong Flexio Ip and Linflexd Ip</p> <p>Detailed description (how to reproduce it): This issue was raised for: IAD-1504 ticket from iMx team Issue:</p> <p>Use the Uart_GetStatus function to read the transmission status and the remaining bytes of the channel: !screenshot-1.png!thumbnail!</p> <p>Check the return status T_UartStatus is UART_STATUS_NO_ERROR !screenshot-2.png!thumbnail!</p> <p>But the number of remaining bytes is not 0 !screenshot-3.png!thumbnail!</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: N/A</p> <p>Expected behavior: Flexio_Uart_Ip_GetStatus function needs to use an exclusive area to protect status checking and update the remaining bytes Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Flexio_Uart_Ip_GetStatus functions need to use an exclusive area</p>
ARTD-58991	Bug	<p>[CRYPTO] The IP files miss Autosar version check</p> <p>Detailed description (how to reproduce it): The IP files now missing the check for Autotar version. More detail at https://bitbucket.sw.nxp.com/projects/ARTD/repos/crypto/pull-requests/746/overview?commentId=1633774</p> <p>Preconditions: Crypto is cloned</p>

ID	Subtype	Headline and Description
		<p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: The IP files now missing the check for Autotar version</p> <p>Expected behavior: The IP files have the check for Autotar version.</p> <p>Proposed solution optional: Add Autosar version check for IP files</p>
ARTD-59354	Bug	<p>[LINTRCV] Cannot generate an *.ecpd file when creating a test ecvd</p> <p>Detailed description (how to reproduce it): .ecpd file not generated !image-2023-03-07-09-17-25-159.png!thumbnail!</p> <p>Preconditions:</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>Observed behavior:</p> <p>Expected behavior:</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: !image-2023-03-07-09-16-49-204.png!thumbnail!</p>
ARTD-59992	Bug	<p>[DIO] Code generated is inconsistent between EB tresos and S32DS when test the MultiCore</p> <p>Detailed description (how to reproduce it): Create config for dio in EB tresos Create config for dio in S32DS Enable Multicore, add channel group Generate code</p> <p>Preconditions: Enable Multicore, add channel group</p> <p>Test Case ID (internal TC that caught the defect) optional: Dio_TS_203</p> <p>Observed behavior: Data generated in Dio_Cfg.h and Dio_Cfg.c : Code generated is inconsistent between EB tresos and S32DS Dio_Cfg.h !image-2023-03-03-17-23-06-511.png!thumbnail! Dio_Cfg.c !image-2023-03-03-17-22-39-265.png!thumbnail!</p> <p>Expected behavior: code generate between EB tresos and S32DS is consistent</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Added Dio_ConfigName variable such that all DioConfig variables in C code contain the name of DioConfig field in S32DS, the same as in Tresos generated code.</p>
ARTD-60042	New Feature	<p>[port] Enable ECPD generation for IP components (CPR_RTD_00544)</p> <p>Note: This feature must be implemented by all the modules for which this ticket was cloned (including CDDs). No clone shall be closed with "Not Applicable" or "No Action Taken".</p> <p>How to implement: # Add "options_expr" tags (containing all the necessary options) for the fields of the IP component(s). Please refer to the slides covering "EPD Generation" in Reference #2 below. # To ensure that the ECPD is generated only for your component, modify line 512 in "mcu_data/components/PlatformSDK_S32K3_2021_08/system/codegenerator.js" as follows: {code:javascript} if (configComponent.isOptionSet("ecucDefinitionCollection") and and (configComponent.getId() === "Gmac")) { where you can replace "Gmac" with the ID of your IP component.</p> <p># Check that there are no errors reported in the Problems view and that the ECPD has been generated in Code Preview.</p> <p>How to validate: # Manually create an EBT plugin using the previously generated ECPD. To achieve this: ## Unzip [!Ip_TS_T40D34M10I0R0.zip] in the "output/eclipse/plugins" folder of your K3 work tree / repository. ## Open "Ip_TS_T40D34M10I0R0/plugin.xml" and replace all occurrences of "Gmac" with the ID of your IP component.</p>

ID	Subtype	Headline and Description
		<p># Create an EBT project (File > New > Configuration Project > Project Name: Tstlp > Next > ECU ID: someld; Target: CORTEXM/S32K3XX > Finish) and add the previously created module (Right click on Tstlp in Project Explorer > Module Configurations... > Double click on your module > OK)</p> <p>CHECKPOINT 1: The module should have been successfully imported into the project.</p> <p># Go to S32DS and create a valid project using your IP component (or use an already existing one). {[*]}{color:#FF0000}Please assign a value other than the default value to each setting to avoid default values in this configuration{color}{[*]}. Rename your IP component instance and discard the "_1" prefix (e.g. "Gmac_1" > "Gmac"):</p> <p>!screenshot-1.png!</p> <p># Generate the [LT/PB]Cfg.h/.c files of your IP component and save them somewhere to avoid overwriting them in a later step. We'll call this set of files {_*}OriginalGenerateFiles{_*}.</p> <p># Generate the ECVD file for your IP component instance (Global Settings > EcvdGenerationMethod = INDIVIDUAL > EcvdOutputPath = <EcvdOutputDir> > Click on the "Generate Configuration" button)</p> <p># Import the previously generated ECVD file in your EBT project (Right click on Tstlp in Project Explorer > Im and Exporters... > Green Button > Next > File Name: <Browse and select the ECVD file> > Next > Enable path mapping > Finish > Run Importer)</p> <p>CHECKPOINT 2: The ECVD file should have been successfully applied to your module.</p> <p># Save (CTRL S) and generate the project (Right click on Tstlp in Project Explorer > Generate Project) to trigger the EPC generation.</p> <p>CHECKPOINT 3: The EPC file should have been successfully generated (Tstlp/output/output/<lp>.epc)</p> <p># Import the previously generated EPC file in your S32DS project (File > Import > Import ECU Configuration > Path: <EpcOutputDir> > Check "Merge into current configuration" > Check "Check ECUC-MODULE-DEF" value ></p> <p>CHECKPOINT 4: The EPC file should have been successfully imported into your S32DS project. If you get the error "The required modules are not available for the current configuration" it means that the ECUC-MODULE-DEF check has failed and you're not properly using M4_XDM_AR_PKG_NAME in your IP component.</p> <p># Generate again the [LT/PB]Cfg.h/.c files of your IP component and save them somewhere without overwriting the previous set of files. We'll call this new set of files {_*}ImportedGenerateFiles{_*}.</p> <p># Compare the OriginalGenerateFiles set with the ImportedGenerateFiles set.</p> <p>CHECKPOINT 5: The comparison should be binary identical. There should be no single difference between the two set of files.</p> <p>Requirements covered by this ticket: CPR_RTD_00544 EA_RTD_00107 EA_RTD_00108</p> <p>References: # [^Ethernet.template] # [https://nxp1.sharepoint.com/:p/s/Zebra/EaMbpShSxPVAq7amkzZx3NMB1LWDIRvDlnrP1m0TZ9elQ?e=erB0sH] (Relevant chapters: "9. EPD Importer Replacing the lost GNU M4 macros", "10. EPD Generation", "11. EPC Importer", "12. EPC Generation")</p> <p>Legend: EPD ECU Parameter Definition (Schema) Used by EBT ECPD ECU Configuration Parameter Definition (Schema) Used by S32CT</p> <p>EPC ECU Parameter Configuration (Configuration File) Used by EBT ECVD ECU Configuration Value Description (Configuration File) Used by S32CT</p> <p>For S32K3, for mapping file, because un-matching about peripherals between EB and Pins tool, so peripheral in mapping files was modified manually with mixing between upper and lowercase: eMIOS, JTAG_TRACEnoETM...</p>
ARTD-60173	New Feature	<p>[adc] Add support for multiple configurations in S32CT</p> <p>NewWorkDescription: Previously, we limited the number of functional groups (multiple configurations) to 1. Now we want to add support for multiple configurations (in the form of post-build variants and classic functional groups) so that we can also replicate in S32CT the module configurations from EB Tresos in which there are two or more post-build variants.</p> <p>Requirement source: SRS_BSW_00405 (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Read the newly introduced section ("13. Multiple Configurations") in the following presentation: [NXP_RTD_AUTOSAR_S32CT_V2] https://nxp1.sharepoint.com/:p/r/sites/Zebra/Shared%20Documents/Configuration%20(code,%20DS,%20EB,%20etc)/ NXP_RTD_AUTOSAR_S32CT_V2.pptx?d=w28a51ba3c45240f5abb6a6933671dcd3and csf=1and web=1and e=r7YbFB] Make sure you have added the SYNC_VALUE and SYNC_SIZE options to each component setting that requires it (as suggested in the presentation, you can use [epdimp2ct][https://nxp1.sharepoint.com/:f/s/Zebra/EprWldG7fTNPgdoXtWTgmlsBn1Xo56J_qJQC37m92ax9A?e=ivi58c] to automate this task as long as you have a matching EPD for your component) Apply the changes shown in the source code references. The main points are:</p> <pre>{noformat} [!IF "var:defined('postBuildVariant')"]{noformat} translates to {noformat} if (useFglInfix()){noformat}</pre> <p>The file names and configuration structures should not contain the variant infix when there's no selected post-build variant (actually, most of the changes you'll see in the references are done just to support this use-case)</p> <p>Sanity Check: Check that your driver can be successfully built in all three scenarios: ## ComponentGenerationMethod = EcucPostBuildVariants and VARIANT_NO = 0 ## ComponentGenerationMethod = EcucPostBuildVariants and VARIANT_NO > 1 (VARIANT_NO == 1 is the base case from which you started)</p>

ID	Subtype	Headline and Description
		<p>## ComponentGenerationMethod = FunctionalGroups (with at least 2 FGs configured in the project)</p> <p>Extensive Testing: By default, EB Tresos cannot generate variant aware EPC files without throwing a null pointer exception. To get around this limitation, the dreisof.tresos.autosar2 plugin must be patched. To do this, download one of the two attached archives, depending on your EBT version, and extract it in <ebt_root_dir>/plugins.</p> <p># Go to your driver's plugin, open {}plugin.xml{ }, search for {}id="EPCGenerator"{} and set the value of parameter "allVariants" to {}"true"{}. This will enable variant aware EPC file generation for your module.</p> <p># Create a configuration with at least two post-build variants. The project will need EcuC for post-build variants to be enabled. The configuration should ideally use different values for nodes with postBuildVariantValue=TRUE and different list elements for nodes with postBuildVariantMultiplicity=TRUE. This will ensure that errors in variant handling can be easily caught later on while doing the diffs.</p> <p># Generate the EPC files by right clicking on your project's configuration and select "Generate Project". If the 1st step has been carried out correctly, there will be a "PostBuildSelectableVariants.xml" file in <project_root_dir>/output/output and your module's EPC file, lying inside the same directory, will contain lots of "VARIATION-POINT" elements.</p> <p># Open S32DS and select File > Import > S32 Configuration Tools > Import ECU Configuration. Browse to the location where your EPC files are located within the EBT project and select at least your module's EPC file, EcuC's EPC file and PostBuildSelectableVariants.xml. Check the "Import the configuration as a new one" radio button and select the processor / package / sdk version accordingly.</p> <p># Go to the "Global settings" panel and make sure that ComponentGenerationMethod=EcuCPostBuildVariants in the System component.</p> <p># Select "Update Code" to generate your S32DS project files. Perform a comparison/diff of the generated files between S32DS and EBT. These files should be pretty much identical (sans whitespace or formatting)</p> <p># Go to the "Global settings" panel again to generate the ECVD files (EcvdGenerationMethod=INDIVIDUAL, browse a location for EcvdOutputPath and click on the Generate Configuration button). Compare/diff your module's EPC file with your module's ECVD file. These files should be pretty much identical (sans whitespace or formatting)</p> <p># The above steps tested the EBT->S32DS compatibility. To also test the S32DS->EBT compatibility, do the above steps in reverse. That is, start from an S32DS project with post-build variants, generate the ECVD files, import them into EBT, compare again the generated files and the configuration files.</p>
ARTD-60229	Bug	<p>[DPGA] the S32DS include both IP and HLD configuration</p> <p>Detailed description (how to reproduce it):</p> <p>Step 1: Open S32DS and create a new application project.</p> <p>Step 2: Open S32 Configuration tools/ open Peripherals.</p> <p>Step 3: add Dpga_Ip</p> <p>Issue: the S32DS include both Dpga and Dpga_Ip</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: see the detail description</p> <p>Expected behavior: the DS only include one layer</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-60242	Bug	<p>[LIN] Lin.h includes LinIf.h</p> <p>Detailed description (how to reproduce it): Lin in RTD 1.0 (S32K1xx): lin.h includes linif.h which causes circular inclusion error when using Vector stack. This was not included in MCAL 4.2 and 4.3</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: lin.h includes linif.h which causes circular inclusion error when using Vector stack.</p> <p>Expected behavior: Error should not raise</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Analyze to remove include LinIf.h in Lin.h</p>
ARTD-61228	New Feature	<p>[CRC]S32K1_RTD_1_0_1_D2202, DMA Transfer List overwritten by Crc Hardware Calculation</p> <p>We intend to use the DMA in conjunction with the CRC unit to verify application (around 512 KB in size).</p>

ID	Subtype	Headline and Description
		<p>The S32K1_RTD_1_0_1_D2202 provides the Crc_Ip_HwCalculate function to start crc calculation in background. The TCD record can be configured in S32DS studio explicitly as DMA_IP_TRANSFER_SIZE_4_BYTE and the CRC Protocol is 32Bit_CUSTOM. However when Crc_Ip_HwCalculate function is called, it overwrites the Transfer Size 1 byte by default values of s_atDmaTransferList structure. This structure can neither be changed at runtime no configured by S32DS. Is this an intended limitation to the NXP driver? How can I fix this behavior without changing the Crc_Ip_Hardware.c source file?</p> <p>!image-2023-03-27-10-11-07-463.png!</p> <p>!image-2023-03-27-10-12-06-589.png!</p>
ARTD-61269	New Feature	<p>[Pwm][S32K1XX] Support FTM reload interrupt</p> <p>Implement the reload interrupt feature for FTM.</p>
ARTD-61584	Bug	<p>[I2C]Multiple definition cause a compilation error</p> <p>Detailed description (how to reproduce it): When I2cErrorCallback was enabled, I2C_MASTER_EVENT_ERROR_FIFO appeared at 2 places: In Lpi2c_Ip_MasterEventType enum in the file Lpi2c_Ip_Callbacks.h Macro generated in the file CDD_I2c_Cfg.h. This caused a compilation error.</p> <p>Preconditions: I2cErrorCallback was enabled Test Case ID (internal TC that caught the defect) optional: NA Observed behavior: Has a compilation error.</p> <p>Expected behavior: Has no compilation error.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Rename one of them if all of them need to declared and used.</p>
ARTD-61632	Bug	<p>[S32K3 3.0.0][S32K1 2.0.0] i2s: Node "FlexIol2sCallback" can not generate ecvd in IP layer FLEXIO_I2s</p> <p>Detailed description (how to reproduce it): The configuration can not generate node FlexIol2sCallback in ecvd for IP layer Flexio_i2s</p> <p>Preconditions: For all derivatives, The configuration can not generate node FlexIol2sCallback in ecvd for IP layer Flexio_i2s</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: node FlexIol2sCallback in ecvd for IP layer Flexio_i2s can not generate. See more in picture</p> <p>Expected behavior: The configuration need similar between s32ds and ebt Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-62231	New Feature	<p>[LINTRCV] Analyze the implementing with LinTrcv_GetBusWuReason function</p> <p>NewWorkDescription:</p> <p>There are multiple requirements which describe the implementing with LinTrcv_GetBusWuReason function.</p> <p>Analyze them and have a final solution how to support this function.</p> <p>Requirement source:</p> <p>ASR SWS</p> <p>(e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: This ticket was implemented in ARTD-45025.</p> <p>Step to implementing:</p> <p>For M24x and M27x only support two reasons of wake up:</p> <p>Type Meaning LINTRCV_WU_INTERNALY The transceiver has detected, that the network has been woken up by the ECU via a request to NORMAL mode.</p> <p>LINTRCV_WU_BY_BUS The transceiver has detected, that the network has</p>

ID	Subtype	Headline and Description
		<p>caused the wake up of the ECU.</p> <p>Call AeLinPhy_LinTrcv_Ip_CheckWakeupFlag function to verify wakeup flag is set or not , if set, set status to LINTRCV_WU_BY_BUS.</p> <p>If no, call AeLinPhy_LinTrcv_Ip_GetMode function to get current mode is NORMAL mode or not, if yes, set status to LINTRCV_WU_INTERNALLY. otherwise , Lintrcv can't detect any reason, set status to LINTRCV_WU_NOT_SUPPORTED. And if driver can't get communication to the transceiver => LINTRCV_WU_ERROR will be return</p>
ARTD-62453	Bug	<p>[I2S] Channel 1 DMA configure wrongly in DS</p> <p>Detailed description (how to reproduce it): Issue 1: When DMA enable with MUX line, 2 channel DMA have to configure. But channel 1 didn't get value from configuration correctly. Issue 2: Functional Group get name to put the file name wrongly with uppercase added in generated file. For example: Functional Group: BOARD_InitPeripherals Generated file: Sai_Ip_BOARD_InitPeripherals_PBcfg.h File included in another file: Sai_Ip_BOARD_INITPERIPHERALS_PBcfg.h. Please check this for all generated files.</p> <p>Preconditions: DMA enable Mux LINE used.</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: Issue 1: Channel 1 is 0 if channel 2 is disabled. Issue 2: File included in another file is different name with generated file. Expected behavior: Issue 1: Channel 1 get value from configuration correctly. Issue 2: File included in another file is have similar name with generated file. Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Issue 1: aDmaChannel get value for channel 1 from channel 2. See image. Issue 2: Remove .toUpperCase() from variantName for #include "file<variantName>".</p>
ARTD-62459	Bug	<p>[I2C] Macros NUM_INSTANCE_USED do not follow coding conventions</p> <p>Detailed description (how to reproduce it): Open example "I2c_HLD_FLEXIO_Transfer" on S32DS. Open Peripheral and click "Update Code". Check file "LpI2c_Ip_Cfg.h".</p> <p>!image-2023-04-11-09-49-18-983.png!</p> <p>Preconditions: Functional group properties need to setup with name "BOARD_InitPeripherals".</p> <p>!image-2023-04-11-09-58-22-082.png!</p> <p>Test Case ID (internal TC that caught the defect) optional: Example</p> <p>Observed behavior: After generate, the variable name is not capitalized.</p> <p>Expected behavior: The variable name is capitalized.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-62550	Bug	<p>[Spi] Fail generating code with DMA fast transfer on DS</p> <p>Detailed description (how to reproduce it): Fail generating code with DMA fast transfer on DS</p> <p>DS Tool do not raise errors when configuring wrong with require 2, 3 for Spi/SpiDriver/SpiSequence/SpiEnableDmaFastTransfer node:</p> <p>"When this parameter is enabled, this Sequence will be transferred using DMA ScatterGather and CPU used only for processing end of Sequence. SpiAutosarExt/SpiEnableDmaFastTransferSupport must be checked to support this feature. Note: This feature requires: 1. All parameters in External Device linked to each Job in this Sequence must be the same except SpiCsIdentifier, SpiCsContinous.</p>

ID	Subtype	Headline and Description
		<p>2. The parameters SpiDataWidth and SpiTransferStart in Channel assigned to each Job in this Sequence must be the same.</p> <p>3. In each Channel, the number of data buffers is NOT higher than 32767 if SpiDataWidth < 9. So, SpiNbBuffers and SpiEbMaxLength must be assigned to suitable values.</p> <p>4. Only Master mode is supported."</p> <p>Preconditions: Creating DS project with DMA fast transfer</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: Log : [DATA] Error resolving: ((system::getParent(\$this, 2).getSetting('SpiEnableDmaFastTransfer').getValue() == false) (system::deref(\$this).getSetting('SpiChannelList').map((x > system::deref(x.getSetting('SpiChannelAssignment')))).filter((x > (x.getSetting('SpiDataWidth').getValue() > 9)))) ((x.getSetting('SpiEbMaxLength').getValue() < 32767) and and (x.getSetting('SpiChannelType').getValue() == 'EB')) ((x.getSetting('SpiNbBuffers').getValue() < 32767) and and (x.getSetting('SpiChannelType').getValue() == 'IB')))), Cannot convert value ([Setting: [Type: struct, Id: Spi.SpiDriver.SpiChannel.7], Setting: [Type: struct, Id: Spi.SpiDriver.SpiChannel.12]]) with type: OBJECT to boolean.</p> <p>Expected behavior: Generating successfully project DMA Fast Transfer Project</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-62978	Bug	<p>[pwm] [GENERAL] PLUGINS_DIR should point to RTD plugin folder instead of EB Tresos plugin folder in readme.txt</p> <p>Detailed description (how to reproduce it): In readme.txt file, the following sentence: PLUGINS_DIR The path to the Tresos plugins directory</p> <p></p> <p>In fact, PLUGINS_DIR should point to RTD plugin folder instead of EB Tresos plugin folder in readme.txt</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: PLUGINS_DIR points to EB Tresos plugin folder in readme.txt, which is incorrect.</p> <p>Expected behavior: PLUGINS_DIR should point to RTD plugin folder instead of EB Tresos plugin folder in readme.txt.</p> <p>PLUGINS_DIR The path to the RTD plugins directory Ex: PLUGINS_DIR = C:/NXP/SW32_RTD/eclipse/plugins</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: PLUGINS_DIR should point to RTD plugin folder :</p> <p>PLUGINS_DIR The path to the RTD plugins directory Ex: PLUGINS_DIR = C:/NXP/SW32_RTD/eclipse/plugins</p>
ARTD-66265	Bug	<p>[ETH] Schema file is not using VendorApiInfix</p> <p>In Eth_43_GMAC.xdm default value for VendorApiInfix is empty, also this parameter is configured as OPTIONAL true :</p> <pre><a:da name="DEFAULT" value=""/> <a:a name="OPTIONAL" value="true"</pre> <p>Since Eth driver is using VendorApiInfix the lines should be replaced with :</p> <pre><a:da name="DEFAULT" value="GMAC"/></pre>
ARTD-66345	Bug	<p>[PORT]UM file has a note need to detail explanation</p> <p>Detailed description (how to reproduce it): In the RTD port driver user manual, for the Parameter PortPinModeChangeable, the document says : _ "{color:#FF0000}The function for changing the pin modes is not supported by the safety implementation{color}" What does it means exactly? The RTD S32K1 driver should add a detailed explanation for this situation. If don't have a situation occurs as the highlighted content, this content should be removed from UM file.</p> <p>Preconditions: Add detailed explanation</p> <p>Test Case ID (internal TC that caught the defect) optional: None</p>

ID	Subtype	Headline and Description
		<p>Observed behavior: as Detailed description</p> <p>Expected behavior: as Preconditions</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: as Preconditions</p>
ARTD-67383	Bug	<p>[I2C] Missing 'I2c' prefix in Resource files</p> <p>Detailed description (how to reproduce it): Missing 'I2c' prefix for 2 variable in resource file : I2cUnifiedInterrupts:TRUE and I2cMulticoreSupport:TRUE</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: Missing 'I2c' prefix for 2 variable in resource file : I2cUnifiedInterrupts:TRUE and I2cMulticoreSupport:TRUE</p> <p>Expected behavior: All variables in Resource files will be added 'I2c' prefix</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Add for I2cUnifiedInterrupts:TRUE and I2cMulticoreSupport:TRUE</p>
ARTD-67533	New Feature	<p>[CXPI] Create preliminary file structure for Cxpi driver</p> <p>NewWorkDescription: Create preliminary file structure for Cxpi in order to have a successful build of the module.</p> <p>Requirement source: N/A (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: add template files (C headers and sources, templates for generated files, XDM schema file for M24X platform and Makefiles). add support for Cxpi module in Zth and include this module in RTD 4.7 S32K1XX S32M24x 2.0.0 release manifest.</p>
ARTD-69383	New Feature	<p>[platform] [S32CT] Update code generation to work in JS strict mode</p> <p>NewWorkDescription:</p> <p>Note: Only Peripherals Tool's components are affected{color}*.</p> <p>There has been an update to the System module: System scripts now run in strict mode and contain include guards to protect against multiple inclusion System utilities / functions have been made read-only Code templates are now evaluated in strict mode so that developers can be aware of overwriting existing variables or using undeclared variables*.</p> <p>Requirement source: Consequence of https://jira.sw.nxp.com/browse/ARTD-23864 (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: What you have to do: ## Open S32DS's logging file (swtools.log) or launch the program with console logging activated (e.g. run ".\s32ds.exe consoleLog in CMD/PowerShell) ## Create a new project and instantiate your high-level / low-level component. ## Fix the encountered errors related to your component. Most of them will be along the lines of "ReferenceError: <variable_name> is not defined" or "TypeError: <variable_name> is not a writable property of [object global]". Both can be resolved by simply defining the offending variable using "var". ## Remove inclusions of "refsSolver.js" in your code templates or code generator scripts. If there's an API you need from that file which is not provided in codegeneratorUtils.js, please let me know.</p>
ARTD-70394	New Feature	<p>[RTE] Add support for Cxpi exclusive areas in Rte</p> <p>NewWorkDescription: Add exclusive areas support in Rte for the new Cxpi component.</p> <p>Requirement source: N/A (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Run script to generate SchM files, update specific Makefile in Rte.</p>
ARTD-70866	New Feature	<p>[icu] Add support for multiple configurations in S32CT</p>

ID	Subtype	Headline and Description
		<p>NewWorkDescription: Previously, we limited the number of functional groups (multiple configurations) to 1. Now we want to add support for multiple configurations (in the form of post-build variants and classic functional groups) so that we can also replicate in S32CT the module configurations from EB Tresos in which there are two or more post-build variants.</p> <p>Requirement source: SRS_BSW_00405 (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Read the newly introduced section ("13. Multiple Configurations") in the following presentation: [NXP_RTD_AUTOSAR_S32CT_V2] https://nxp1.sharepoint.com/p:/r/sites/Zebra/Shared%20Documents/Configuration%20(code,%20DS,%20EB,%20etc)/NXP_RTD_AUTOSAR_S32CT_V2.pptx?d=w28a51ba3c45240f5abb6a6933671dcd3and csf=1and web=1and e=7YbFB Make sure you have added the SYNC_VALUE and SYNC_SIZE options to each component setting that requires it (as suggested in the presentation, you can use [epdimp2ct]https://nxp1.sharepoint.com/f:/s/Zebra/EprWldG7FTNPgdoXtWTgmlsBn1Xo56J_qJQGC37m92ax9A?e=ivi58c) to automate this task as long as you have a matching EPD for your component) Apply the changes shown in the source code references. The main points are:</p> <pre>{noformat} [!IF "var:defined('postBuildVariant')"]{noformat} translates to {noformat} if (useFglInfix()){noformat}</pre> <p>The file names and configuration structures should not contain the variant infix when there's no selected post-build variant (actually, most of the changes you'll see in the references are done just to support this use-case)</p> <p>Sanity Check: Check that your driver can be successfully built in all three scenarios: ## ComponentGenerationMethod = EcucPostBuildVariants and VARIANT_NO = 0 ## ComponentGenerationMethod = EcucPostBuildVariants and VARIANT_NO > 1 (VARIANT_NO == 1 is the base case from which you started) ## ComponentGenerationMethod = FunctionalGroups (with at least 2 FGs configured in the project)</p> <p>Extensive Testing: By default, EB Tresos cannot generate variant aware EPC files without throwing a null pointer exception. To get around this limitation, the dreisoft.tresos.autosar2 plugin must be patched. To do this, download one of the two attached archives, depending on your EBT version, and extract it in <ebt_root_dir>/plugins.</p> <p># Go to your driver's plugin, open { }plugin.xml{ }, search for { }id="EPCGenerator"{ }, and set the value of parameter "allVariants" to { }true"{ }. This will enable variant aware EPC file generation for your module. # Create a configuration with at least two post-build variants. The project will need Ecuc for post-build variants to be enabled. The configuration should ideally use different values for nodes with postBuildVariantValue=TRUE and different list elements for nodes with postBuildVariantMultiplicity=TRUE. This will ensure that errors in variant handling can be easily caught later on while doing the diffs. # Generate the EPC files by right clicking on your project's configuration and select "Generate Project". If the 1st step has been carried out correctly, there will be a "PostBuildSelectableVariants.arxml" file in <project_root_dir>/output/output and your module's EPC file, lying inside the same directory, will contain lots of "VARIATION-POINT" elements. # Open S32DS and select File > Import > S32 Configuration Tools > Import ECU Configuration. Browse to the location where your EPC files are located within the EBT project and select at least your module's EPC file, Ecuc's EPC file and PostBuildSelectableVariants.arxml. Check the "Import the configuration as a new one" radio button and select the processor / package / sdk version accordingly. # Go to the "Global settings" panel and make sure that ComponentGenerationMethod=EcucPostBuildVariants in the System component. # Select "Update Code" to generate your S32DS project files. Perform a comparison/diff of the generated files between S32DS and EBT. These files should be pretty much identical (sans whitespace or formatting) # Go to the "Global settings" panel again to generate the ECVD files (EcudGenerationMethod=INDIVIDUAL, browse a location for EcudOutputPath and click on the Generate Configuration button). Compare/diff your module's EPC file with your module's ECVD file. These files should be pretty much identical (sans whitespace or formatting) # The above steps tested the EBT->S32DS compatibility. To also test the S32DS->EBT compatibility, do the above steps in reverse. That is, start from an S32DS project with post-build variants, generate the ECVD files, import them into EBT, compare again the generated files and the configuration files.</p>
ARTD-70879	Bug	<p>[S32K1_M24X RTM 2.0.0] GPT: Unexpected behavior when config PredefTimer 24 and 32 bits</p> <p>Detailed description (how to reproduce it): [When tester choose option "GPT_PREDEF_TIMER_1US_16BIT_ENABLED" and "GPT_PREDEF_TIMER_1US_16_24_32BIT_ENABLED" of node "GptPredefTimer1usEnablingGrade", EB tresos permit config "GptPredefTimer_1us_24Bit", "GptPredefTimer_1us_32Bit" and "GptPredefTimer_100us_32Bit" in spite of restrict of FTM hardware that has only 16 bit. Thus, tester cannot choose any hardware channel suitable and generated code is not have hardware module type field like first attachment picture.]</p> <p>Preconditions: [None]</p> <p>Test Case ID (internal TC that caught the defect) optional: [None]</p> <p>Observed behavior: [Review driver]</p> <p>Expected behavior: [User can not choose and config Predertimer 24 and 32 bits]</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p>

ID	Subtype	Headline and Description
		<p>Proposed solution optional: [Whenever choose that two nodes, please raise the error because hardware won't support Predertimer 24 and 32 bits feature and user can not config Predefitimer 24 and 32 bits node or hidden that two nodes.]</p>
ARTD-71064	Bug	<p>[GPT] Code funtioning wrongly while using Gpt_GetTimeElapsed in multicore</p> <p>Detailed description (how to reproduce it): Configure different timers which are used from different cores. While using the Gpt_GetTimeElapsed API this doesn't report the correct value at some point. There's a static variable declared inside the API (static Gpt_HwChannelInfoType returnHwChannelInfo) which means that the value is shared among the cores when this shouldn't to avoid data to be overwritten by each others core. This issue can be happended with Gpt_GetTimeRemaining, Gpt_StopTimer, Gpt_SetMode because of the change in AMNG-980</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: While using the Gpt_GetTimeElapsed API in Multicore, this doesn't report the correct value at some point.</p> <p>Expected behavior: Gpt_GetTimeElapsed report the correct value</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Delete static keyword. Then the variable variables will be put into stack, and because each core will have their own stack in multicore environment, so this variable will not be concurrently accessed.</p> <p>By my opinion, the root sause is: There are two global variables '{_}Gpt_aChannelInfo{_' and '{_}Gpt_aStopTime{_' that store for each channel the '{_}Runtime Internal Context{_' and the '{_}Timer Value when the Channel is Stopped{_' ; these variables do not take into account the multicore context {_}*Proposed Solution*{_: Extending of these variables as arrays of number of partitions</p> <pre>#if (GPT_MULTICORE_ENABLED == STD_ON) / brief Global array variable used to store runtime internal context of each logic channel. / static Gpt_ChannelInfoType Gpt_aChannelInfo[GPT_MAX_PARTITIONS][GPT_HW_CHANNEL_NUM]; / brief Global array variable used to store for each channel the time value when it is stopped / static volatile Gpt_ValueType Gpt_aStopTime[GPT_MAX_PARTITIONS][GPT_HW_CHANNEL_NUM]; #else / brief Global array variable used to store runtime internal context of each logic channel. / static Gpt_ChannelInfoType Gpt_aChannelInfo[1U][GPT_HW_CHANNEL_NUM]; / brief Global array variable used to store for each channel the time value when it is stopped / static volatile Gpt_ValueType Gpt_aStopTime[1U][GPT_HW_CHANNEL_NUM]; #endif</pre> <p>Also we should remove the static keyword because '{_}returnHwChannelInfo{_' is just a local variable used as parameter for '{_}Gpt_lpw_GetTimeElapsed({_})' function and we don't need to keep its value upon every call of function.</p>
ARTD-71213	Bug	<p>[ocu] Channel Value (CV) register and Modulo (MOD) not reset after calling Deinit</p> <p>Detailed description (how to reproduce it): Do not reset Channel Value register after calling Deinit() !image-2023-05-24-17-24-37-383.png width=1033,height=482! Do not reset Modulo (MOD) register after calling Deinit() !image-2023-05-24-17-26-44-745.png width=1181,height=479! Because when resetting the CSC = 0UL register, the channel mode will change to Dual Edge Capture modes. In Input Capture , Capture Test, and Dual Edge Capture modes, any write to a CnV register is ignored, detail in attach image. !image-2023-05-24-17-30-55-477.png width=829,height=350!</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: lp_Ftm_TS_001</p> <p>Observed behavior: No reset CnV register and MOD register</p> <p>Expected behavior: reset CnV register and MOD register</p>

ID	Subtype	Headline and Description
		<p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: You can change the line code in the file Ftm_Ocu_Ip.c, detailed in the attached image.</p> <p>!image-2023-05-24-17-32-51-830.png width=1033,height=477!</p>
ARTD-71634	New Feature	<p>[CXP][ITG] Create preliminary file structure for Cxpi test</p> <p>NewWorkDescription: Create preliminary file structure for Cxpi in order to have a successful build of the module.</p> <p>Requirement source: N/A (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: add template files (C headers and sources, templates for generated files, XDM schema file for M24X platform and Makefiles). add support for Cxpi module in Zth and include this module in RTD 4.7 S32K1XX S32M24x 2.0.0 release manifest.</p>
ARTD-71695	Bug	<p>[MEM_EXFLS][QSPI] Add support to escape from being stuck in BUSY state</p> <p>The customer's code will be stuck in the BUSY state after several read/write operations, until timeout, and loopback again and then still BUSY and timeout.</p> <pre>do { / Add Fault Injection point for FR_ILLINE flag / MCAL_FAULT_INJECTION_POINT(FLS_FIP_FR_ERROR_ABORTSUSPEND); status = Qspi_Ip_ControllerGetStatus(controllerInstance); Fls_Qspi_u32ElapsedTicks = Oslf_GetElapsed(and Fls_Qspi_u32CurrentTicks, (Oslf_CounterType)QSPI_IP_TIMEOUT_TYPE); if ((STATUS_QSPI_IP_BUSY == status) and and (Fls_Qspi_u32ElapsedTicks >= Fls_Qspi_u32TimeoutTicks)) { (void) Det_ReportRuntimeError((uint16)FLS_MODULE_ID, FLS_INSTANCE_ID, FLS_MAINFUNCTION_ID, FLS_E_TIMEOUT); status = STATUS_QSPI_IP_TIMEOUT; } } while (STATUS_QSPI_IP_BUSY == status);</pre> <p>Customer's general boot flow:</p> <ol style="list-style-type: none"> 1. BootROM(QSPI AHB): using QSPI reconfig parameter 133MHz DDR mode 2. bootloader(QSPI AHB)-> reuse BootROM settings 3. M7 AutoSRA(QSPI AHB)-> will call Fls_Init function, after do some write and read, using AHB read via DMA to load uboot code 4. U-boot <p>Questions:</p> <ol style="list-style-type: none"> 1. The API to reset QSPI after the timeout invoked by monitoring the 'BUSY'. Now, we're trying with Fls_IPW_InitControllers. Please see the attached mail to get the detailed modification. This seems can fix their currently BUSY issue. Is it reasonable ? 2. If the AHB reading is invoked during the Fls operation, is it possible to get the QSPI stuck at 'BUSY' state ? 3. The API to provide the status of flash/qspi which could tell that the AHB reading by the other software module is safe. Currently, below APIs are being used. / Start DMA transfer / if(1==Fls_GetStatus() and and (2==Fls_GetJob())) { /*AHB read code*/ } 4. The recommended setting of the timeout to monitor the 'BUSY'. Please see the attached mail to get the details. Do we have some suggestions about those timeout values?
ARTD-72526	Bug	<p>[S32K1_M24X RTM 2.0.0] GPT: Can not config GptPreDefTimer in S32CT</p> <p>Detailed description (how to reproduce it): [When I config GPT PreDefTimer_1us_16Bit at derivative K148, I see that I can not config any node of "PreDefTimerConfiguration" in this below:</p> <p>!image-2023-06-07-11-25-57-079.png!</p> <p>Beside that, when I open this config file in tresos, I have found another issue related GptPreDefTimer.</p> <p>When I change value of node GptPreDefTimerFunctionalityApi from false to true</p> <p>!image-2023-06-07-11-42-19-941.png!</p> <p>GptPreDefTimer1usEnablingGrade node permits me choose option GPT_PREDEF_TIMER_1US_16_24BIT_ENABLED and GPT_PREDEF_TIMER_1US_16_24_32BIT_ENABLED although FTM counter just support 16 bit counter.</p> <p>!image-2023-06-07-11-45-48-210.png!</p> <p>At that time, GptPreDefTimer_1us_32Bit and GptPreDefTimer_1us_24Bit can be enable.</p> <p>!image-2023-06-07-11-43-12-212.png!</p>

ID	Subtype	Headline and Description
		<p>Test Case ID (internal TC that caught the defect) optional: [Gpt_TS_M09]</p> <p>Observed behavior: [..]</p> <p>Expected behavior: [S32CT: It could be config as tresos Tresos: Should not show 2 option: GPT_PREDEF_TIMER_1US_16_24BIT_ENABLED and GPT_PREDEF_TIMER_1US_16_24_32BIT_ENABLED if not support FTM have more 16bit-counter. GptPredefTimer_1us_32Bit and GptPredefTimer_1us_24Bit can not be enable.]</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [None]</p>
ARTD-72761	Bug	<p>[S32K1_M24X RTM 2.0.0] GPT: GptPredefTimer do not support 24 and 32 bits</p> <p>Detailed description (how to reproduce it): [When I change value of node GptPredefTimerFunctionalityApi from false to true by tresos !image-2023-06-12-10-27-04-255.png! GptPredefTimer1usEnablingGrade node permits me choose option GPT_PREDEF_TIMER_1US_16_24BIT_ENABLED and GPT_PREDEF_TIMER_1US_16_24_32BIT_ENABLED although FTM counter support only 16 bit counter. !image-2023-06-12-10-29-40-046.png! At that time, GptPredefTimer_1us_32Bit and GptPredefTimer_1us_24Bit can be enable. !image-2023-06-12-10-29-19-759.png! Although, tresos notice that we have not any channel meet Predef timer 24 and 32 bits feature and in CT did correct thing that we could not config any Predef 24 and 32 bits node. !image-2023-06-12-10-17-34-089.png! !image-2023-06-12-10-18-07-567.png! When I try to config 24 and 32 bits counter by tresos, the result log have no instance at build phase !image-2023-06-12-10-19-29-759.png!]</p> <p>Preconditions: [..]</p> <p>Test Case ID (internal TC that caught the defect) optional: [Gpt_TS_M09]</p> <p>Observed behavior: [..]</p> <p>Expected behavior: [Both Tresos and CT should surround the two option in K1XX and M24X, user might choose GPT_PREDEF_TIMER_1US_16BIT_ENABLED and GPT_PREDEF_TIMER_1US_DISABLED instead they must aware that FTM support only 16 bit counter.]</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [..]</p>
ARTD-72825	Bug	<p>[ICU]Difference between files generated by EB and S32CT</p> <p>Detailed description (how to reproduce it): There are some differences between the generated files generated on the EB and S32DS interfaces, files generated from eb and s32ds must be the same The difference is described in detail in the attached file there is an incorrect channel index error generated by s32ct in the file Icu_Ipw_PBcfg.c</p> <p>Preconditions: Use eb and s32ct same configuration on interface</p> <p>Test Case ID (internal TC that caught the defect) optional: Icu_TC_WBT_0025,Icu_TC_WBT_009,0Icu_TC_WBT_0024(Icu_TS_037)</p> <p>Observed behavior: some files generated are not the same when configured the same on the EB and S32DS interface</p> <p>Expected behavior: variable values, macro need to be same when config same on EB and S32DS</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p>

ID	Subtype	Headline and Description
		Proposed solution optional: need to check the condition so that the variables ,marco are the same when configuring the same on the EB and S32DS interfaces
ARTD-72839	Bug	<p>[QDEC] Code generated by Tresos and S32CT are different</p> <p>Detailed description (how to reproduce it): There are some differences between the gen code on tresos and s32ct. See more detail in attachment files</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: Code generate is different</p> <p>Expected behavior: Code generate between EB and CT is same</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-73099	Bug	<p>[ICU]Fix some bugs related to CMP</p> <p>Detailed description (how to reproduce it): there are some bugs related to Comparator (CMP)</p> <p>Issuse 1: the value of FILTER_CNT cannot be set to the value 3,4,5,6,7 in the driver, although in some modes of CMP these values can be used according to RM such as: CMP_SAMPLED_FILTERED_INT_CLK,CMP_SAMPLED_FILTERED_EXT_CLK,CMP_WINDOWED_FILTERED(C0[FILTER_CNT]>1) the value of FILTER_CNT cannot be set to the value 1 in the driver in CMP_WINDOWED_RESAMPLED mode: case CMP_IP_FUNCTIONALMODE_WINDOWED_RESAMPLED: Cmp_C0 = CMP_C0_EN(1U); Cmp_C0 = CMP_C0_WE(1U); Cmp_C0 = CMP_C0_SE(0U); Cmp_C0 = CMP_C0_FPR(userConfig->Comparator.FilterSamplePeriod); break; the value of SE cannot be set to the value 1 in the driver in CMP_IP_FUNCTIONALMODE_SAMPLED_FILTERED_EXT_CLK mode: Cmp_C0 = CMP_C0_EN(1U); Cmp_C0 = CMP_C0_WE(0U); Cmp_C0 = CMP_C0_SE(0U); Cmp_C0 = CMP_C0_FILTER_CNT(2U); Cmp_C0 = CMP_C0_FPR(userConfig->Comparator.FilterSamplePeriod); RoundRobinEnChannelMask value incorrectly written to ACO register(this is the field to write to the pre-set state of channel n): Cmp_C2 = CMP_C2_ACO(userConfig->Trigger.RoundRobinEnChannelMask); element redundancy: boolean EnableComparatorInvert; in struct type Cmp_Ip_ComparatorConfigType because CMP does not support this bit FilterSamplePeriod is not set in the modes CMP_IP_FUNCTIONALMODE_SAMPLED_NONFILTERED_EXT_CLK,CMP_IP_FUNCTIONALMODE_SAMPLED_FILTERED_INT_CLK</p> <p>Issuse 2: In CMP trigger mode round robin, the driver also does not support writing to the CHnN bit of the C1 register, which makes the CHnF interrupt flag of the C2 register in robin mode also not set to 1. the interrupt handler function handles incorrectly because the interrupt flag of robin mode CHnF of register C2 is not related to interrupt flags CFR,CFF of register C0: if (flag_Cmp and and (flag_Cmp flag_RR)) { / clear w1c bits / base->C0 = CMP_C0_CFF_MASK CMP_C0_CFR_MASK; base->C2 = CMP_C2_CH0F_MASK CMP_C2_CH1F_MASK CMP_C2_CH2F_MASK CMP_C2_CH3F_MASK CMP_C2_CH4F_MASK CMP_C2_CH5F_MASK CMP_C2_CH6F_MASK CMP_C2_CH7F_MASK; if (Cmp_Ip_axState[instance].NotificationEnabled) { if (NULL_PTR != Cmp_Ip_axState[instance].ComparatorNotification) { if (0U != flag_Cmp) { Cmp_Ip_axState[instance].ComparatorNotification(Cmp_Ip_axState[instance].CallbackParam1, FALSE); } } if (NULL_PTR != Cmp_Ip_axState[instance].TriggerNotification) { if (0U != flag_RR) { Cmp_Ip_axState[instance].TriggerNotification(Cmp_Ip_axState[instance].CallbackParam1, FALSE); } } } } }</p>

ID	Subtype	Headline and Description
		<p>Issue 3: The function Cmp_Ip_Deinit does not reset the values of the bits of the C0, C1, C2 registers</p> <p>Preconditions: configure on the interface and use some functions of CMP</p> <p>Test Case ID (internal TC that caught the defect) optional: Icu_TS_116</p> <p>Observed behavior: There are some bugs as described above</p> <p>Expected behavior: fix the above errors</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: in the modes CMP_SAMPLED_FILTERED_INT_CLK, CMP_SAMPLED_FILTERED_EXT_CLK, CMP_WINDOWED_FILTERED to capture FILTER_CNT values in the range 2 to 7, need to change the statement: Cmp_C0 = CMP_C0_FILTER_CNT(2U) to Cmp_C0 = CMP_C0_FILTER_CNT(userConfig->Comparator.FilterSampleCount) add statements so that FilterSamplePeriod is set in the modes CMP_IP_FUNCTIONALMODE_SAMPLED_NONFILTERED_EXT_CLK, CMP_IP_FUNCTIONALMODE_SAMPLED_FILTERED_INT_CLK The RoundRobinEnChannelMask value generated on the interface needs to be changed to write to the value of the CHNn bit of the C1 register. function Cmp_Ip_Deinit need reset value: bit IER, IEF, CFR, CFF, FPR, SE, WE, PMODE, INVT, COS, OPE, EN, FILTER_CNT, OFFSET, HYSTCTR, DMAEN of C0 register bit INPSEL, INNSEL, CHNn, DACEN, VRSEL, PSEL, MSEL, VOSEL of C1 register bit RRE, RRIE, FXMP, FXMXCH, CHnF, NSAM, INITMOD, ACON of C2 register</p>
ARTD-73171	Bug	<p>[QDEC][S32DS] Build fail when config variant = 0</p> <p>Detailed description (how to reproduce it): Code generate on S32DS when config variant = 0 is not correct, it still include VS_0 !image-2023-06-14-17-29-33-141.png!</p> <p>In file Qdec_Cfg.h !image-2023-06-16-09-13-53-157.png!</p> <p>Preconditions: Config ECUC with Post build variant is 0 Config ComponentGenerationMethod is EcucPostBuildVariants</p> <p>Test Case ID (internal TC that caught the defect) optional: Qdec_TS_002</p> <p>Observed behavior: build fail</p> <p>Expected behavior: build success</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-73364	Bug	<p>[ICU] Missing resource for S32M24X</p> <p>Detailed description (how to reproduce it): some resources are missing in some IPvalts: FTM, CMP and PORT_CI</p> <p>FTM: missing channel FTM_2_CH_6, FTM_2_CH_7 PORT_CI: PORT_0:0->17 PORT_1:0->17 PORT_2:0->17 PORT_3:0->17 PORT_4:0->16 redundant resources for CMP CMP use pins only: CMP0_IN2, CMP0_IN4, CMP0_IN5 Preconditions: check resource for S32M24X</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: Missing resource for S32M24X</p> <p>Expected behavior: add full correct resource for S32M24x</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p>

ID	Subtype	Headline and Description
		Proposed solution optional: add resources for FTM,CMP and PORT_CI for S32M24x
ARTD-73377	Bug	<p>[Pwm] Fixing fail test at generate and build - S32K1XX</p> <p>Detailed description (how to reproduce it): When config channel ID fail, except logs to be error :</p> <p>!image-2023-06-16-12-12-09-943.png!width=461,height=473!</p> <p>but cfg_sets = s32k116_qfn32 :</p> <p>!image-2023-06-16-12-14-39-536.png!width=388,height=462! void Pwm_Ipw_FlexioNotification function undefined but appear extern void Pwm_Ipw_FlexioNotification ==> Build fail ! image-2023-06-16-13-09-41-623.png! When generate test , there are some differences between eb tresos and s32ct !image-2023-06-27-09-19-00-371.png!width=824,height=295!</p> <p>Preconditions: Generate on Eb tresos and CT and compare generated files</p> <p>Test Case ID (internal TC that caught the defect) optional: Pwm_TS_COT_003 CFG_SETS=s32k116_qfn32 Pwm_TS_100_Flexio deravative : s32k148 Pwm_TS_COT_008 CFG_SETS= 3</p> <p>Observed behavior: Pwm_TS_COT_003 : when config fail channel ID , unexpected log out error Pwm_TS_100_Flexio : Pwm_Ipw_FlexioNotification function undefined</p> <p>Expected behavior: Pwm_TS_COT_003 : when config fail channel ID , error expect :</p> <p>Value \"CH_1\" of node \"AUTOSAR/TOP-LEVEL-PACKAGES/Pwm/ELEMENTS/Pwm/PwmChannelConfigSet/PwmFtm/PwmFtm_0/PwmFtmCh/PwmFtmCh_0/PwmFtmChId\" not in range \"[CH_0, CH_1, CH_2, CH_3, CH_4, CH_5, CH_6, CH_7]\"</p> <p>Pwm_TS_100_Flexio : Define Pwm_Ipw_FlexioNotification function Pwm_TS_COT_008 : Similarity between generated files</p> <p>Note: in the \"Expected behavior\" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-73538	Bug	<p>[ADC][PDB_IP] The hardfault error when initializing Adc_DeInit => Pdb_Adc_Ip_Init</p> <p>Detailed description (how to reproduce it): The hardfault error when use Adc_DeInit() function for S32M24x.</p> <p>Here Pdb_Adc_Ip_Init() not configuration for CH2C1 register of PDB0. Address of CH2C1 register in Reference Manual is 4003_6060h. But when run then this is an unknown register address area. leads to a jump into Hardfault!).</p> <p>Not configures for registers have address bigger than 4003_6060h. Detail see attach file.</p> <p>Preconditions: Adc_DeInit => Adc_Ipw_DeInit => Pdb_Adc_Ip_DeInit => Pdb_Adc_Ip_Init => Pdb_Adc_HwAcc_ConfigAdcPretriggers</p> <p>In the Pdb_Adc_HwAcc_ConfigAdcPretriggers function, it configures the CH2C1 value at the register address 4003_6060h (PDB0: 4003_6000h)</p> <p>Test Case ID (internal TC that caught the defect) optional: Adc_TC_WIR_0001.c</p> <p>Observed behavior: The hardfault error when use Adc_DeInit() function for S32M24x.</p> <p>Expected behavior: The Adc_DeInit() configures for PDB_IP module is success</p> <p>Note: in the \"Expected behavior\" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-73573	Bug	<p>[ICU]Input filter FILTER value of FTM channels is not set to 0 after DeInit</p> <p>Detailed description (how to reproduce it): When using multiple channels, the input filter value is not reset to 0 after calling the DeInit function:</p>

ID	Subtype	Headline and Description
		<p>/ Clear filter for each channel that support this feature. /</p> <pre>if (channel < (uint8)FTM_FILTER_MAX_NO_CH) { ftmIcuBase[instance]->FILTER = ((uint32)FTM_FILTER_CH0FVAL_MASK << ((uint32)4U (uint32)channel)); } </pre> <p>The value of input filter of hwChannel channel is also set incorrectly in period time mode:</p> <pre>if (hwChannel < CHAN4_IDX) { FtmIcuIp_SetChnInputCaptureFilter(ftmBase, (uint8)hwChannel, (*userConfig->pChannelsConfig)[index].filterValue); } </pre> <p>#if (STD_ON == FTM_ICU_SIGNAL_MEASUREMENT_API)</p> <pre>if ((FTM_ICU_PERIOD_TIME != FtmIcuIp_ChState[instance][hwChannel].measurement) and and \ (FTM_ICU_MODE_SIGNAL_MEASUREMENT == (*userConfig->pChannelsConfig)[index].chMode)) { FtmIcuIp_SetChnInputCaptureFilter(ftmBase, (uint8)(hwChannel 1U), (*userConfig->pChannelsConfig)[index].filterValue); } } #endif </pre> <p>Preconditions: Use filters in some cases</p> <p>Test Case ID (internal TC that caught the defect) optional: Icu_TS_103</p> <p>Observed behavior: Filter values of channels are set incorrectly in some cases</p> <p>Expected behavior: Filter values of channels are set correctly in some cases</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: replace statements:</p> <pre>ftmIcuBase[instance]->FILTER = ((uint32)FTM_FILTER_CH0FVAL_MASK << ((uint32)4U (uint32)channel)) by ftmIcuBase[instance]->FILTER and = ((uint32)FTM_FILTER_CH0FVAL_MASK << ((uint32)4U (uint32)channel)); </pre> <p>must write value chMode before that set filter value</p>
ARTD-73744	Bug	<p>[I2C] Analyzing and Re-structure the inclusion between layers according to Autosar Standard</p> <p>Detailed description (how to reproduce it): In current implementation in i2c driver, IPW.c file is calling CDD.h file to get some typedef struct on Types.h file. This doesn't follow to inclusion of RTD project. !Microsoft Teams-image (1).png thumbnail!</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: IPW layer include CDD layer</p> <p>Expected behavior: Should be CDD include IPW include IPV</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Analyze and re-struct all layers in repo</p>
ARTD-73776	Bug	<p>[Ocu] Get wrong channel when calling Ocu_SetPinState and Ocu_EnableNotification</p> <p>Detailed description (how to reproduce it): Configure FTM_1_CH_4 but calling Ocu_SetPinState calls instance 1 channel 255. detail in attach image:</p> <p>!image-2023-06-21-16-54-56-067.png width=749,height=329!</p> <p>Get value when debugging.</p> <p>!image-2023-06-21-16-53-55-824.png width=684,height=434!</p> <p>API Ocu_EnableNotification: Configure FTM_1_CH_0 but calling Ocu_EnableNotification calls instance 1 channel 255. detail in attach image:</p> <p>!image-2023-06-27-16-56-06-257.png width=1104,height=385!</p> <p>I think the cause is getting the value of channelIdx.</p> <p>!image-2023-06-22-08-52-20-338.png width=1319,height=630!</p> <p>The configuration is attached below.</p> <p>Preconditions:</p>

ID	Subtype	Headline and Description
		<p>N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: Ocu_TS_001</p> <p>Observed behavior: Get wrong channel when calling Ocu_SetPinState</p> <p>Get wrong channel when calling Ocu_EnableNotification</p> <p>Expected behavior: Get correct channel when calling Ocu_SetPinState</p> <p>Get wrong channel when calling Ocu_EnableNotification</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-73799	New Feature	<p>[Mem_Eep] [S32K1XX] Ftfc_Eep_Ip_Write propose improvement to prevent potential bug</p> <p>NewWorkDescription:</p> <p>Customer used Ftfc_Eep_Ip_Write() to write data from RAM to FlexRam</p> <p>1.pu8SrcAddress input parameter is 0x2000015f (unaligned with 4byte)</p> <p>2.PageSize is 4 byte</p> <p>3.FTFC_EEP_IP_ALIGNED_RAM_ACCESS option is STD_OFF</p> <p>When debug until function Ftfc_Eep_Ip_WriteIntoFlexram(): FTFC_EEP_IP_ALIGNED_RAM_ACCESS is off so RTD's EEPROM driver does not care for unaligned addresses of pu8SrcAddress and causes a HardFault on write: !image-2023-02-28-16-33-14-384.png! HardFault occurs when the LDR instruction accesses an address that is not aligned with 4 bytes of R1 (0x2000015F) As the S32K118 ARM Coretex-M0 Reference Manual states that access to unaligned addresses causes a HardFault !image-2023-02-28-16-34-23-197.png!</p> <p>Requirement source: N/A (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Ftfc_Eep_Ip_Write should return Fail if parameter is invalid for pu8SrcAddress, or we should document this point about parameter input for this function must be aligned with 4byte (or 2byte) address if PageSize is 4Byte (or 2byte) in the User Manual For further information, please check the propose workaround from customer in attachment[Request check the workaround.pdf]</p>
ARTD-73884	Bug	<p>[ocu] To investigate and update driver code according to errata ERR010856:</p> <p>Detailed description (how to reproduce it): a new errata for FTM Ip says that we need to follow the steps from the attached document</p> <p>Preconditions: to use FTM Ip</p> <p>Test Case ID (internal TC that caught the defect) optional: Ocu_TS_001</p> <p>Observed behavior: Safe state is not removed from channel outputs after fault condition ends if SWOCTRL is being used to control the pin</p> <p>Expected behavior: If an FTM channel output is being controlled using the software output control register (FTM_SWOCTRL) and fault detection is also enabled for the channel, then when a fault is detected the output is forced to its safe value. However, when the fault condition has been cleared, the channel output will stay in the safe state instead of reverting to the value programmed by the FTM_SWOCTRL register.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: follow the steps from errata pdf</p>
ARTD-73888	Bug	<p>[ICU]Interrupt flag clear instruction is incorrect in case many channel occurs interrupt at the same time</p> <p>Detailed description (how to reproduce it): In the function interrupt of Lpit hardware, there is mistake in processing interrupt in case many channel occurs interrupt at the same time. command line causing interrupt of the previous channel to clear the interrupt flag of the following channel: / Clear pending interrupt serviced. / lpitBase[instance]->MSR = (uint32)(LPIT_MSR_TIF_START_MASK << (uint32)channel); !image-2023-06-22-17-53-20-904.png!thumbnail!</p>

ID	Subtype	Headline and Description
		<p>Preconditions: use interrupts from two or more channels simultaneously</p> <p>Test Case ID (internal TC that caught the defect) optional: lcu_TC_WBT_0104(lcu_TS_083)</p> <p>Observed behavior: The instruction in the interrupt function causes the interrupt of the previous channel to clear the interrupt flag of the next channel</p> <p>Expected behavior: The interrupt of the previous channel does not clear the interrupt flag of the following channel</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: add a ChannelMask mask variable to not clear other bits</p>
ARTD-74194	Bug	<p>[FEE][ASRR21.11] Fee_Cancel() can not call NvM_JobErrorNotification</p> <p>Detailed description (how to reproduce it):</p> <p>called Fee_Cancel(), the Fee_Cancel() will call to Fls_Cancel(), then Fls_Cancel() call the call back jobErrorNotificationPtr Fee_JobErrorNotification(). in Fee_JobErrorNotification() it won't call back to FEE_NVM_JOB_ERROR_NOTIFICATION to notice upper layer the cancel is occurred.</p> <pre>if (MEMIF_JOB_CANCELED == Fee_eJobResult) { / Fls job has been canceled. Do nothing in this callback. The NvM_JobErrorNotification() callback will be called from the Fee_Cancel()function which called the Fls_Cancel() function / }</pre> <p>in Fee_Cancel(), only the if (MEMIF_JOB_PENDING == Fee_eJobResult) is true, then it run into it. however, when called Fls_cancel(), the Fls_eJobResult will change to MEMIF_JOB_CANCELED, the (MEMIF_JOB_PENDING == Fee_eJobResult) won't be TRUE.</p> <p>So, that is one dead loop when customer call Fee_Cancel() and expect the NvM_JobErrorNotification() is called back.</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: NvM_JobErrorNotification() can not be called by Fee_Cancel(). It not follow Fee_Cancel process of AUTOSAR special.</p> <p>Expected behavior: NvM_JobErrorNotification() should be called by Fee_JobEndNotification()</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-74560	Bug	<p>[I2C] Create the CDD_I2C_CfgDefines.h file in the HLD layer.</p> <p>Detailed description (how to reproduce it): All files in HLD layer is doing incorrect include files (.c and .h).</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: The files in the HLD layer are not correctly include.</p> <p>Expected behavior: All include files at tiers need to be followed according to the rules.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Include files (.c and .h) that need to follow the rules: [https://nxp1.sharepoint.com/p:/r/sites/Zebra/Shared%20Documents/General/Zebra%20Training/06_NXP_RealTimeDrivers_Configuration.pptx?d=w8385793d9bd44136815bd8c3fb7bc5bbband csf=1and web=1] !_thumb_1014453.png thumbnail!</p>
ARTD-74618	Bug	<p>[DPGA] DPGA is disabled in function "Dpga_Ip_ConfigureVoltageMonitor"</p> <p>Detailed description (how to reproduce it): Enable DpgaEnableVoltageMonitoring to raise interrupt</p>





ID	Subtype	Headline and Description
		<p>Preconditions: Plugins(DPGA_024)</p> <p>Test Case ID (internal TC that caught the defect) optional: Dpga_TC_FCT_0006</p> <p>Observed behavior: In function "Dpga_lp_ConfigureVoltageMonitor" CtrlReg is overwritten to another value so DPGA is also disable.</p> <p>!image-2023-06-28-16-43-50-785.png!</p> <p>Expected behavior: N/A</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Can enable DPGA at the end of Dpga_lp_Init()</p>
ARTD-74621	Bug	<p>[SPI][S32K1] With Flexio SpiShiftClockIdleLevel = HIGH, for SpiDataShiftEdge = LEADING, must to generate SHIFTCTLn using negedge of clock</p> <p>Detailed description (how to reproduce it):</p> <p>Spi Flexio has 4 combinations of (SpiShiftClockIdleLevel, SpiDataShiftEdge): (LOW, LEADING) is generated correctly as (TIMCFGn initial clock state is logic 0, SHIFTCTLn using posedge of clock) (LOW, TRAILING) is generated correctly as (TIMCFGn initial clock state is logic 0, SHIFTCTLn using negedge of clock) But (HIGH, LEADING) must be generated as (TIMCFGn initial clock state is logic 1, SHIFTCTLn using negedge of clock) And (HIGH, TRAILING) must be generated as (TIMCFGn initial clock state is logic 1, SHIFTCTLn using posedge of clock)</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: Lpspi_Flexio_lp_Transfer Example</p> <p>Observed behavior: Spi Flexio generated code for 2 cases are wrong.</p> <p>Expected behavior: Spi Flexio generated code are correct.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-74805	New Feature	<p>[Mem_Eep] Update IP layer requirements to start with Ftfc_Mem_Eep_ in the ReqID and in the text</p> <p>NewWorkDescription: Update IP layer requirements to start with Ftfc_Mem_Eep in the ReqID and in the text. To avoid clashes between Mem_Eep and Mem_InFIs reqs and functions</p> <p>Requirement source: NA (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Update IP layer requirements to start with Ftfc_Mem_Eep in the ReqID and in the text</p>
ARTD-74808	New Feature	<p>[Mem_InFIs] Update IP layer requirements to start with Ftfc_Mem_InFIs_ in the ReqID and in the text</p> <p>NewWorkDescription: Update IP layer name of Ftfc driver from Ftfc_FIs_lp to Ftfc_Mem_InFIs_lp To avoid clashes between Mem_Eep and Mem_InFIs reqs and functions</p> <p>Requirement source: NA (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Update Ftfc IP driver</p>
ARTD-74839	Bug	<p>[S32K1_M24X RTM 2.0.0] Mem_Eep: Build fail in IAR</p> <p>Detailed description (how to reproduce it): test build fail when user iar compiler</p> <p>Preconditions: compiler is iar</p> <p>Test Case ID (internal TC that caught the defect) optional: All test</p> <p>Observed behavior: !image-2023-06-30-10-32-44-201.png!thumbnail!</p>

ID	Subtype	Headline and Description
		<p>Expected behavior: build pass with iar compiler</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-74844	Bug	<p>[ICU] Not exits error when tick config other mode in EDGE_COUNT mode</p> <p>Detailed description (how to reproduce it): When choose mode edge counter, tick in other config for other mode but not exits warning or error</p> <p>!image-2023-06-30-11-11-05-867.png!</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: Icu_TS_037</p> <p>Observed behavior: Not have error Log</p> <p>Expected behavior: Have error log when cofig</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-74857	Bug	<p>[S32K1_M24X RTM 2.0.0] MemAcc: Build fail when use Mem_EEP config.</p> <p>Detailed description (how to reproduce it): Build fail when user Mem_Eep config</p> <p>Preconditions: user Mem_Eep config</p> <p>Test Case ID (internal TC that caught the defect) optional: All test</p> <p>Observed behavior: !screenshot-1.png!thumbnail!</p> <p>Expected behavior: build pass with Mem_Eep config</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Adding resource list: MEMACC_MEM_HW_EEP</p>
ARTD-74898	Bug	<p>[I2C] I2c_Init service cannot return I2C_E_INVALID_POINTER when driver initialize with invalid configuration pointer</p> <p>Detailed description (how to reproduce it): Enable Det error report Init I2c driver with invalid configuration pointer Check Det error report</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: I2c_TC_FCT_0200</p> <p>Observed behavior: I2c_Init service cannot return I2C_E_INVALID_POINTER</p> <p>Expected behavior: Driver need to work correctly with I2c requirement: SWS_CDD_I2C_00004</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-74949	Bug	<p>[DPGA] Generate failed ECPD file on S32DS</p> <p>Detailed description (how to reproduce it): Fix codegenerator.js to generate ECPD file on S32DS</p> <p>Preconditions: plugins(DPGA_024)</p>

ID	Subtype	Headline and Description
		<p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: N/A !image-2023-07-03-14-00-51-333.png!</p> <p>Expected behavior: N/A</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-74996	Bug	<p>[S32K1_M24X RTM 2.0.0] PORT: Inconsistent generated code between EB and S32DS in config variant Precompile</p> <p>Detailed description (how to reproduce it): Port_VS_0_PBcfg.h file is inconsistent between EB and CT</p> <p>Preconditions: config VARIANT-PRE-COMPILE</p> <p>Test Case ID (internal TC that caught the defect) optional: Port_TS_014</p> <p>Observed behavior:</p> <p>Code generated is inconsistent between EB tresos and S32DS</p> <p>Data generated in Port_VS_0_PBcfg.h for eb and Port_VS_0_PBcfg.h for ct:</p> <p>Port_VS_0_PBcfg.h for eb: !image-2023-07-03-15-53-31-390.png!</p> <p>Port_VS_0_PBcfg.h for ct: !image-2023-07-03-15-54-14-995.png!</p> <p>Expected behavior: code generate between EB tresos and S32DS is consistent</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-75003	Bug	<p>[icu] PLUGINS_DIR should point to RTD plugin folder instead of EB Tresos plugin folder in readme.txt</p> <p>Detailed description (how to reproduce it): In readme.txt file, the following sentence: PLUGINS_DIR The path to the Tresos plugins directory !john_floros_0-1653582301493.png width=696,height=261!</p> <p>In fact, PLUGINS_DIR should point to RTD plugin folder instead of EB Tresos plugin folder in readme.txt</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: PLUGINS_DIR points to EB Tresos plugin folder in readme.txt, which is incorrect.</p> <p>Expected behavior: PLUGINS_DIR should point to RTD plugin folder instead of EB Tresos plugin folder in readme.txt.</p> <p>PLUGINS_DIR The path to the RTD plugins directory Ex: PLUGINS_DIR = C:/NXP/SW32_RTD/eclipse/plugins Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>PLUGINS_DIR should point to RTD plugin folder :</p> <p>PLUGINS_DIR The path to the RTD plugins directory Ex: PLUGINS_DIR = C:/NXP/SW32_RTD/eclipse/plugins</p>
ARTD-75021	Bug	<p>[S32K1_M24X RTM 2.0.0] GPT: Undefined pointer at LPTMR IP</p> <p>Detailed description (how to reproduce it): [The pointer pHwChannelConfig inside Lptmr_Gpt_Ip_Init() is used but undefined before. Detail at picture below: !image-2023-07-03-18-43-33-864.png!]</p>

ID	Subtype	Headline and Description
		<p>Preconditions: [Build by function at Lptmr IP]</p> <p>Test Case ID (internal TC that caught the defect) optional: [Gpt_TS_CO_003]</p> <p>Observed behavior: []</p> <p>Expected behavior: [That pointer is defined.]</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [.]</p>
ARTD-75063	Bug	<p>[I2C] Build fail with variant no greater than 1</p> <p>Detailed description (how to reproduce it): Create test project with variant no greater than 1 (2 or 3) Generate code and build project</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: I2c_TC_FCT_0001</p> <p>Observed behavior: Build fail with bellow error log: !image-2023-07-04-09-50-19-207.png!</p> <p>Expected behavior: Project passing build with all variant no cases</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-75080	Bug	<p>[ADC] Driver build fail on ghs compiler due to last line of file ends without a newline</p> <p>Detailed description (how to reproduce it): Driver build fail on ghs compiler due to last line of file ends without a newline !image-2023-07-04-13-39-05-019.png width=671,height=248!</p> <p>Preconditions: ADC_437</p> <p>Test Case ID (internal TC that caught the defect) optional: Adc_TS_Wir_01</p> <p>Observed behavior: See the description</p> <p>Expected behavior: Build successfully</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-75076	Bug	<p>[MCU] Wrong SOSC s32ct code generation</p> <p>Detailed description (how to reproduce it): In EB, user can configurable: SCG_SOSCCFG[HGO] by McuSOSCHighGainOscillatorSelect SCG_SOSCCFG[EREFS] by McuSOSCEXternalReferenceSelect (picture 1 and 3)</p> <p>Issue 1 in S32DS, code generation for EREFS bit is not update when SOSC configurable external reference clock (picture 2)</p> <p>Issue 2: User config SOSC using high internal crystal (picture 4) but Mcu component checked in to HGO and EREFS both. (picture 5). EREFS should be 1 in this mode. This mean Select external reference clock should be unchecked.</p> <p>Preconditions: s32ct,sosc</p>




ID	Subtype	Headline and Description
		<p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: can not configurable EREFS</p> <p>Expected behavior: code generation for EREFS is corresponding to SOSC configuration</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-75107	Bug	<p>[Dpga] No error for unsupported derivative</p> <p>Detailed description (how to reproduce it): Install the release, create a new project, add Dpga, set the resources s32k358_mapbga289, generate code for the current project.</p> <p>Preconditions: EBT 29.2.0 SW32K3_RTD4.4_R21-11_3.0.0_D2303.exe</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>Observed behavior: The Dpga is not applicable on S32K derivative.</p> <p>Expected behavior: To have an error for it when Dpga is added in the project.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Check it in the configurator and give us an error.</p>
ARTD-75115	Bug	<p>[S32M24x] [Gdu] [S32K1_M24x 2.0.0] Generate false config struct for INTEN field</p> <p>Detailed description (how to reproduce it): When enable low side interrupt node in tresos, the generated config struct won't match the config in EB.</p> <p>Preconditions: GduDesaturationLs0IE, GduDesaturationLs1IE, GduDesaturationLs2IE are enabled.</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>Observed behavior: Generated struct have the wrong values. The struct point to the wrong node and have the wrong mask for INTEN bit field.</p> <p>Expected behavior: The INTEN register value should match the configuration in EB.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Update source code of the generate config struct part to have it take the value of the correct node and use the correct mask in the struct.</p>
ARTD-75120	Bug	<p>[S32K1_M24X RTM 2.0.0] PORT: (S32K144W) Generate error when importing epc file from EBT into S32DS in ECPD test</p> <p>Detailed description (how to reproduce it): Get error at 2 two pins PTE4 PTE6 in pin tools when import epc file from EBT to S32DS S31K144W LQFP64</p> <p>Preconditions: 1. Create a new mex configuration in S32DS 2. Generate ecvd and ecpd file 3. Create a project on EBT and import ecvd file, create epc file 4. Import epc from EBT into S32DS</p> <p>Test Case ID (internal TC that caught the defect) optional: PORT_TS_COT_019</p> <p>Observed behavior: errors at PTE4 PTE6 on pin tools after importing epc from EBT into S32DS !image-2023-07-04-16-56-44-963.png width=936,height=255!</p> <p>error when import ecvd file from DS to EB</p>

ID	Subtype	Headline and Description
		   <p>Expected behavior: No error appears</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-75132	Bug	<p>[MCU] TRACEDIV and TRACEFRAC can not set to 0</p> <p>Detailed description (how to reproduce it): Step 1: Configurable TRACE clock, set trace divider = 1 and trace fraction multiply =1 (picture 1) Step 2: Generate code and debug into Clock_Ip_SetSimTraceDivMul_TrustedCall() function.</p> <p>Issue 1: TRACEDIV and TRACEFRAC can not set to 0 due to Clock_Ip_SetSimTraceDivMul_TrustedCall() not has action to clear bit (picture 2). IP_SIM->CLKDIV4 should be read out and clear TRACEDIV, TRACEFRAC bit field before write into it. TRACEDIVEN should be disabled before set TRACEDIV and TRACEFRAC (picture3). Please check all peripheral which has fraction divider (LPTMR).</p> <p>Issue 2: Trace_clk not has undercontrol button in s32ct.</p> <p>Preconditions: trace_clk</p> <p>Test Case ID (internal TC that caught the defect) optional: Mcu_TC_FCT_0668</p> <p>Observed behavior: Wrong trace divider setting</p> <p>Expected behavior: tracediv and tracefrac can be set to 0</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Add step read, clear TRACEDIV, TRACEFRAC bit field before write divider into SIM->CLKDIV4 in Clock_Ip_SetSimTraceDivMul_TrustedCall() function</p>
ARTD-75138	Bug	<p>[S32K1_M24X RTM 2.0.0] GPT: Type is not allowed before parsing the parmeter when call a function</p> <p>Detailed description (how to reproduce it): [Type name of "uint8" is not allowed here when parsing instance. Detail in picture below: </p> <p>Preconditions: [.]</p> <p>Test Case ID (internal TC that caught the defect) optional: [Gpt_TS_CO_003, Ip_Gpt_SRTc_TS_COT_002, Gpt_TS_M03, Gpt_TS_M10]</p> <p>Observed behavior: [.]</p> <p>Expected behavior: [Remove uint8 here.]</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [.]</p>
ARTD-75144	Bug	<p>[S32K1_M24x 2.0.0] [Gdu] Gdu have compiler warnings</p> <p>Detailed description (how to reproduce it): Gdu has compiler warnings</p> <p>Preconditions: Gdu has no compiler warnings</p> <p>Test Case ID (internal TC that caught the defect) optional: All compile only test case</p>

ID	Subtype	Headline and Description
		<p>Observed behavior: Gdu has compiler warnings</p> <p>Expected behavior: Gdu has no compiler warnings</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: n/A</p>
ARTD-75183	Bug	<p>[PLATFORM]: Build failed on IAR Compiler</p> <p>Detailed description (how to reproduce it):</p> <p>On Compiler IAR Error[Lc036]: no block or place matches the pattern "ro code section .acmem_43_INFLS_code_rom in Ftfc_Fls_Ip_Ac_c.o symbols: [Ftfc_Fls_Ip_AccessCode]"</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: Fee_TC_FCT_0101</p> <p>Observed behavior: N/A</p> <p>Expected behavior: Test pass</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Add section acmem_43_INFLS_code_rom to linker file. It's implemented in commit 1547ab47 of ARTD-67963</p>
ARTD-75175	Bug	<p>[PWM] Warnings in compiler warning report</p> <p>Detailed description (how to reproduce it):</p> <p>There are some warnings in the Compiler Warnings report.</p> <p>For more details, please check in Attachment file below.</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: warnings in the Compiler Warnings report</p> <p>Expected behavior: No warnings in the Compiler Warnings report</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-75221	Bug	<p>[I2C] Cannot enable user mode for I2c module</p> <p>Detailed description (how to reproduce it): According the CPR_RTD_00352.i2c requirement, I2c driver shall be able to run in user mode. But cannot be configure node I2cEnableUserModeSupport on Tresos</p> <p>!image-2023-07-05-14-00-05-939.png!</p> <p>!image-2023-07-05-13-58-00-763.png!</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: I2c_TS_001</p> <p>Observed behavior: See the description</p> <p>Expected behavior: I2cEnableUserModeSupport node can be configured by user</p>

ID	Subtype	Headline and Description
		<p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-75242	Bug	<p>[Gpt] Fix some issue about compiler warnings</p> <p>Detailed description (how to reproduce it): For detail, please see excel file below.</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: NA</p> <p>Expected behavior: NA</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-75245	Bug	<p>[S32K1_M24X RTM 2.0.0] GPT: Undefined macro FTM_PROT_MEM_U32</p> <p>Detailed description (how to reproduce it): [Macro FTM_PROT_MEM_U32 in FTM_Gpt_Ip.c is undefined in this below:</p> <p>!image-2023-07-05-15-33-55-553.png!</p> <p>and here:</p> <p>!image-2023-07-05-15-40-28-506.png!</p> <p>]</p> <p>Preconditions: [.]</p> <p>Test Case ID (internal TC that caught the defect) optional: [Gpt_TS_CO_003, Ip_Gpt_Ftm_TS_COT_002]</p> <p>Observed behavior: [.]</p> <p>Expected behavior: [The macro is defined.]</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [.]</p>
ARTD-75282	Bug	<p>[I2C] The function Lpi2c_Ip_MasterIRQHandler and Lpi2c_Ip_SlaveIRQHandler not follow requirement CPR_RTD_00664.i2c, CPR_RTD_00011.i2c</p> <p>Detailed description (how to reproduce it):</p> <p>Not yet implement requirement CPR_RTD_00664.i2c, CPR_RTD_00011.i2c for Lpi2c_Ip_MasterIRQHandler and Lpi2c_Ip_SlaveIRQHandler</p> <p>!image-2023-07-05-17-12-32-475.png!width=508,height=456!</p> <p>!image-2023-07-05-17-13-58-883.png!width=504,height=593!</p> <p>Preconditions: Not defined LPI2C_IP_COMMON_IRQ_MASTER_AND_SLAVE.</p> <p>Using separate interrupt handler for master and slave</p> <p>Test Case ID (internal TC that caught the defect) optional: I2c_TS_103</p> <p>Observed behavior: See the description</p> <p>Expected behavior: The handle interrupt function follow requirement</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p>

ID	Subtype	Headline and Description
		Proposed solution optional:
ARTD-75287	Bug	<p>[I2C] The condition to check the spurious interrupt need to be strictly</p> <p>Detailed description (how to reproduce it):</p> <p>The condition to check the spurious interrupt need to be strictly. It is necessary to check that interrupt enable bit and interrupt flag bit need to be set together.</p> <p>!image-2023-07-11-23-53-13-819.png!width=449,height=218!</p> <p>Preconditions: Defined LPI2C_IP_COMMON_IRQ_MASTER_AND_SLAVE</p> <p>Test Case ID (internal TC that caught the defect) optional: I2c_TS_006</p> <p>Observed behavior: See the description</p> <p>Expected behavior: Driver implement correctly</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>Maybe correct the condition as bellow if ((MasterIsrEnable and MasterIsrStatus) (SlaveIsrEnable and SlaveIsrStatus))</p>
ARTD-75316	Bug	<p>[ICU] LPTMR must not support ICU_BOTH_EDGES</p> <p>Detailed description (how to reproduce it): Driver only sussport rising and falling edge, not sussport both of edge</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: [!p_Lptmr_TS_COT_002!http://panama.ea.freescall.net/0/project/fileexplorer/ ZTpcbG9jYWxfMDZcb3V0cHV0XGFydGlmYWw0c1xhcl9jb19mb3JfY3RfaWN1X2lhcldyMDIzMDcwNTA1MjI1MDE0MjAwMFx0YXJnZXRCYnVpbGRcS</p> <p>Observed behavior: !image-2023-07-06-10-34-44-427.png!</p> <p>!image-2023-07-06-10-37-05-087.png!</p> <p>Expected behavior: Not exits config for both of edge or have error message</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-75319	Bug	<p>[ICU]Function Port_Ci_Icu_Ip_GetInputState does not exist Interrupt enable flag check condition</p> <p>Detailed description (how to reproduce it): Port_Ci_Icu_Ip_GetInputState function lacks interrupt enable flag check condition: The test conditions in the Port_Ci_Icu_Ip_GetInputState function are missing a check for Interrupt enable flag (IRQC) The DOZE_EN bit only works in the STOP1 mode of the MCU, so it needs to support the button on the interface to turn this feature on and off.</p> <p>lack of wake up feature for ipvalt LPIT: void Icu_Ipw_SetSleepMode(const Icu_Ipw_ChannelConfigType ChannelConfig) { uint8 channel; uint8 module = ChannelConfig->instanceNo; Icu_Ipw_ModuleType ipType = ChannelConfig->channelIp; / Select IP type case. / switch(ipType) { case ICU_FTM_MODULE: { channel = (ChannelConfig->pFtmHwChannelConfig)->hwChannel; Ftm_Icu_Ip_SetSleepMode(module, channel); break; } case ICU_LPTMR_MODULE: { Lptmr_Icu_Ip_SetSleepMode(module); break; } case ICU_PORT_CI_MODULE:</p>

ID	Subtype	Headline and Description
		<pre>{ channel = (ChannelConfig->pPortCiHwChannelConfig)->pinId; Port_Ci_Icu_Ip_SetSleepMode(module, channel); break; } default: { / Do nothing. / } break; } }</pre> <p>Preconditions: use the function Port_Ci_Icu_Ip_GetInputState</p> <p>Test Case ID (internal TC that caught the defect) optional: Ip_Port_TC_FCT_6000(Ip_Port_TS_230)</p> <p>Observed behavior: Port_Ci_Icu_Ip_GetInputState function lacks interrupt enable flag check condition and add button to use on interface for bit DOZE</p> <p>Expected behavior: The Port_Ci_Icu_Ip_GetInputState function conditional checks the interrupt enable flag and button to use on the interface for the DOZE bit</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: add a test condition for the IRQC bit in the Port_Ci_Icu_Ip_GetInputState function and button to use on the interface for the DOZE bit added wakeup feature for LPIT</p>
ARTD-75336	Bug	<p>[S32K1_M24X RTM 2.0.0] "DISABLE mode" configuration on pintool and eb tresos is inconsistent</p> <p>Detailed description (how to reproduce it): On a single port, configure more than one pin as "Disable Mode" (Pin tool and EB tresos)</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: Error on S32DS and Warning on EB tresos</p> <p>s32ds: </p> <p>EB tresos:  </p> <p>Expected behavior: configuration on EB and S32CT is consistent</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-75399	New Feature	<p>[GDU] Add user mode support</p> <p>NewWorkDescription: Add a configuration parameter for user mode support</p> <p>Requirement source: CPR_RTD_00352.gdu</p> <p>Proposed solution optional: [...]</p>
ARTD-75484	Bug	<p>[MemAcc] The start address of subAddressArea does not match with size of sector batch</p> <p>Detailed description (how to reproduce it): when i set a value which does not match with size of sector batch at MemAccLogicalStartAddress node and saw that no any error as show in attched picture . Size of sector batch is 4096 but i set 2048 saw that no any error</p> <p>Preconditions: N/A</p>

ID	Subtype	Headline and Description
		<p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: when i set a value which does not match with size of sector batch at MemAccLogicalStartAddress node and saw that no any error as show in attched picture</p> <p>Expected behavior: it must have error when user set a value does not match with size of sector batch</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: update check validation or automaton set value when user add more subaddressArea</p>
ARTD-75621	Bug	<p>[S32K1_M24X RTM 2.0.0] GPT: Enable User Mode when use SRTC lead to hardfault</p> <p>Detailed description (how to reproduce it): [Tester config GPT module with SRTC and enable user mode, so it lead to hardfault.]</p> <p>Preconditions: [Enable node GptEnableUserModeSupport when use SRTC Ip]</p> <p>Test Case ID (internal TC that caught the defect) optional: [GPT_TS_001]</p> <p>Observed behavior: [.]</p> <p>Expected behavior: [When user config SRTC and enable User mode at the same time, EB will log a error that SRTC cannot config with GPT enable User Mode]</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <ol style="list-style-type: none"> 1. Add code snippet below to '{_}Srtc_lp.h{_' file <pre>#if (STD_ON == SRTC_IP_ENABLE_USER_MODE_SUPPORT) #include "Reg_eSys.h" #endif</pre> 2. replace in the code <pre>defined(MCAL_SRTC_REG_PROT_AVAILABLE) by (defined(MCAL_SRTC_REG_PROT_AVAILABLE) and (STD_ON == MCAL_SRTC_REG_PROT_AVAILABLE)) [.]</pre>
ARTD-75640	Bug	<p>[Port] [S32K1] Epd test failure at generate</p> <p>Detailed description (how to reproduce it)</p> <p>Generate epd test with port.xdm (attached below)</p> <p>Preconditions: epd file gen from tag : PVT_PORT_S32K1XX_S32M24x_RTM_2.0.0_008</p> <p>Test Case ID (internal TC that caught the defect) optional: Port_TS_COT_013</p> <p>Observed behavior: Error: not in range "[GPIO]" !image-2023-07-10-16-59-07-206.png width=836,height=633!</p> <p>2. pcr index out out range when using epd file to config (142W,116...)</p> <p>XDM !image-2023-07-11-10-02-58-535.png width=639,height=654!</p> <p>EPD !image-2023-07-11-10-03-10-365.png width=933,height=443!</p> <p>Expected behavior: Generate successfully</p>


ID	Subtype	Headline and Description
		<p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-75753	Bug	<p>[S32K1_M24X RTM 2.0.0] GPT: Can not get number IP hardware module</p> <p>Detailed description (how to reproduce it): [The fixed VSMD error caused an issue that cannot get number hardware module.</p> <p>!image-2023-07-11-08-51-19-241.png!</p> <p>In this picture above, EB tresos cannot get number hardware instance of FTM module and cause generation error when use more than one channel</p> <p>!image-2023-07-11-08-55-54-217.png!</p> <p>In the first picture, EB tresos just get only one element instead get number hw instance in resource !image-2023-07-11-09-01-10-755.png!</p> <p>]</p> <p>Preconditions: [Config with more channel or instance with FTM module.]</p> <p>Test Case ID (internal TC that caught the defect) optional: [GPT_TS_002]</p> <p>Observed behavior: [.]</p> <p>Expected behavior: [Gpt]</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [The issue could be fixed like this : <a:da name="MAX" type="XPath" expr="num:i({(*)count{(*)}{(*)}ecu:list{(*)}('Gpt.Num_Ftm_Hw_Modules'))}"/> to <a:da name="MAX" type="XPath" expr="num:i({(*)}ecu:get{(*)}('Gpt.Num_Ftm_Hw_Modules'))"/> > or to this: <a:da name="MAX" type="XPath" expr="num:i(count(ecu:list({(*)}Gpt.GptChannelConfigSet.GptFtm.GptFtmModule.List{(*)})))"/>]</p>
ARTD-75848	Bug	<p>[S32K1XX][MEM_EEP] Remove DEM reference for MEM_EEP at IP layer</p> <p>Detailed description (how to reproduce it): Remove DEM reference for MEM_EEP at IP layer</p> <p>Preconditions: Implement test with IP layer, enable production error reporting</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>Observed behavior: Build fail</p> <p>Expected behavior: Build pass</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p>
ARTD-75854	New Feature	<p>[S32K1XX][ICU] (ITG) Create new TC to cover FMEA requirement 00285</p> <p>NewWorkDescription: Create new TC to cover this requirement:</p> <p>CPR_RTD_00285: Before recording the data read from a register, the driver shall filter the value read from the data register clearing all bit values that do not belong in the actual data bitfield. Configured data alignment in the register shall also be considered.</p> <p>Requirement source: CPR_RTD_00285</p> <p>Proposed solution optional: Implement in another tickit ARTD-78681</p>

ID	Subtype	Headline and Description
		<p>Creat test case Icu_TC_FLT_001 for function Icu_GetInputLevel, Icu_GetEdgeNumbers, Lptmr_Icu_Ip_GetEdgeNumbers, Ftm_Icu_Ip_GetInputLevel</p>
ARTD-75863	New Feature	<p>[S32K1XX][OCU] (ITG) Create new TC to cover FMEA requirement 00285</p> <p>NewWorkDescription: Create new TC to cover this requirement:</p> <p>CPR_RTD_00285: Before recording the data read from a register, the driver shall filter the value read from the data register clearing all bit values that do not belong in the actual data bitfield. Configured data alignment in the register shall also be considered.</p> <p>Requirement source: [..]</p> <p>Proposed solution optional: [..]</p>
ARTD-75874	Bug	<p>[Mem] Unspecified value when get InstanceID before initialization module</p> <p>Detailed description (how to reproduce it): If the module is UNINIT and the driver get InstanceID(or get any value from e.x: Mem_43_INFLS_pConfigPtr), the hard fault will be raise.</p> <p>!image-2023-07-11-18-14-55-531.png!</p> <p>Preconditions:</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>Observed behavior:</p> <p>Expected behavior:</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-75877	Bug	<p>[S32K1_M24X RTM 2.0.0][I2S] Build fail due to missing define header file for M243 M241</p> <p>Detailed description (how to reproduce it): Build fail due to missing define header file for M243 M241</p> <p>Preconditions: Using Derivative S32M241 S32M243</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: Build fail due to missing define header file for M243 M241</p> <p>Expected behavior: Build passed</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: !image-2023-07-12-13-43-44-045.png!thumbnail! !image-2023-07-12-13-43-53-190.png!thumbnail!</p>
ARTD-75888	Bug	<p>[S32K1_M24X RTM 2.0.0][Port] Fix compiler warnings</p> <p>Detailed description (how to reproduce it): Compiler warning report have waring on GCC sheet (attached file below)</p> <p>link station: [http://somov.ea.freescall.net/2/project/custom_compilerwarning/details http://sulu.ea.freescall.net/2/project/custom_compilerwarning/details]</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>Port_TS_COT_001</p> <p>Port_TS_COT_005</p> <p>Observed behavior: 167[unused parameter 'ConfigPtr' [-Wunused-parameter]] 167 \ const Port_ConfigType ConfigPtr</p> <p>Expected behavior: No warning in compiler warning report</p>

ID	Subtype	Headline and Description
		<p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-75883	Bug	<p>[S32K1_M24X RTM 2.0.0] MemAcc: MemAcc_Erase return not ok when start erase address correct but not align with sector size of current subaddressarea</p> <p>Detailed description (how to reproduce it): MemAcc: MemAcc_Erase return not ok when start erase address correct but not align with sector size of current subaddressarea</p> <p>Preconditions: adressarea contains multiple HW type</p> <p>Test Case ID (internal TC that caught the defect) optional: Memacc_TS_020</p> <p>Observed behavior: MemAcc return E_NOT_OK</p> <p>Expected behavior: MemAcc return E_OK</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-75943	Bug	<p>[ICU]Fix some warning and error for Example</p> <p>Detailed description (how to reproduce it): Wrong channel FTM in readme of example s32k118(EBTresos)</p> <p>!image-2023-07-12-16-10-24-641.png!</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: Icu_example_S32K148_EB</p> <p>Observed behavior: Wrong readme</p> <p>Expected behavior: Update to right readme</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-76035	Bug	<p>[PWM] No fault interrupt for HLD</p> <p>Detailed description (how to reproduce it): When interrupt fault is enabled and fault is used, there is no fault handling function.</p> <p>Preconditions: Interrupt fault is enabled and fault is used.</p> <p>Test Case ID (internal TC that caught the defect) optional: Pwm_TC_FCT_0215</p> <p>Observed behavior: there is no fault handling function.</p> <p>Expected behavior: there is fault handling function.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-77944	Bug	<p>[S32K1_M24X RTM 2.0.0] OCOTP: Fix bug about DEV_ASSERT_OCOTP</p> <p>Detailed description (how to reproduce it): !screenshot-1.png!thumbnail!</p> <p>Preconditions: Generating TS pass</p> <p>Test Case ID (internal TC that caught the defect) optional: OCOTP_AE_TC_FLT_0001</p>

ID	Subtype	Headline and Description
		<p>Observed behavior: Build fail</p> <p>Expected behavior: Build pass</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Update define DEV_ASSERT_OCOTP in generate file</p>
ARTD-78581	Bug	<p>[ICU]MARCO FTM_ICU_n_OVF_ISR_USED not generated on S32K11X platform</p> <p>Detailed description (how to reproduce it): when configuring using feature IcuOverflowNotificationApi marco FTM_ICU_n_OVF_ISR_USED is not generated</p> <p>Preconditions: using the IcuOverflowNotificationApi feature on the S32K11X</p> <p>Test Case ID (internal TC that caught the defect) optional: Icu_TC_WBT_8088(Icu_TS_036)</p> <p>Observed behavior: MARCO FTM_ICU_n_OVF_ISR_USED not generated on S32K11X platform</p> <p>Expected behavior: MARCO FTM_ICU_n_OVF_ISR_USED generated when using the feature</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: add the code in the file Ftm_Icu_Ip_Defines.h to generate this macro</p>
ARTD-78621	Bug	<p>I2C_EVENT_ERROR_FIFO_MASTER macro defined but not used</p> <p>Detailed description (how to reproduce it): I2C_MASTER_EVENT_ERROR_FIFO was renamed to I2C_EVENT_ERROR_FIFO_MASTER in ARTD-61584 but is not used</p> <p>!image-2023-07-18-17-13-10-877.png!</p> <p>Preconditions:</p> <p>Test Case ID (internal TC that caught the defect) optional: TS_0999</p> <p>Observed behavior: Error in misra report: [ARTD CI-I2c 854: Artifacts (nxp.com)]https://bamboo3.sw.nxp.com/browse/ARTD-CII2C-854/artifact</p> <p>Expected behavior: No error</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Update devtest to make use of I2C_EVENT_ERROR_FIFO_MASTER</p>
ARTD-78675	Bug	<p>[Icu] Fix compiler warning</p> <p>Detailed description (how to reproduce it): Have compiler warning of Ip Driver when build test example:</p> <p>!image-2023-07-19-15-16-16-017.png!</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: Example Port_Ci_Icu_Ip_BlinkLed_S32K118</p> <p>Observed behavior: Have warning</p> <p>Expected behavior: Not exits warning</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-78681	New Feature	<p>[ICU] [ITG] Update data test code coverage and profiling</p> <p>NewWorkDescription:</p>

ID	Subtype	Headline and Description
		<p>Update data test code coverage and profiling</p> <p>Requirement source: N/A (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Update data test code coverage and profiling,fix test failed</p>
ARTD-78700	Bug	<p>[PORT] MISRA Rule 8.13 shall not be commented out</p> <p>Detailed description (how to reproduce it): There's one MISRA Rule 8.13: "{_}A pointer should point to a const-qualified type whenever possible{_"</p> <p>This rule normally can be commented out if the function is one of ASR function (with ASR requirements)</p> <p>In this PORT case, the function Port_Ci_Port_Ip_ConfigureInterleave is non-ASR function.</p> <p>Preconditions: MISRA Rule 8.13</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: When reviewing the MISRA report, found 1 rule is being commented out but not the case from deviation list.</p> <p>Expected behavior: MISRA Rule 8.13 should not be commented out for the function Port_Ci_Port_Ip_ConfigureInterleave</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Update driver to modify the input parameters of the function. !image-2023-07-19-18-38-32-143.png!</p>
ARTD-78707	Bug	<p>[S32K1_M24X RTM 2.0.0] [DEV] CAN: Missing check code field corruption when Errata ERR050443 happened</p> <p>Detailed description (how to reproduce it): Driver always check INACTIVE case when Errata ERR050443 happened, but not always the code field is INACTIVE, specifically in this case (pic bellow). !image-2023-07-19-19-43-42-349.png!</p> <p>Preconditions: Need 3 frame to trans and lock the Rx buffer</p> <p>Test Case ID (internal TC that caught the defect) optional: Ip_FlexCAN_TC_FCT_3026</p> <p>Observed behavior: After driver fix the code field, it still wrong, so can't be receive correct frame anymore</p> <p>Expected behavior: After driver fix the code field, the code field need to be correct</p> <p>Proposed solution optional: Update driver to check all the case of FLEXCAN_RX</p>
ARTD-78704	Bug	<p>[I2C] Macros following generate are uncapitalized.</p> <p>Detailed description (how to reproduce it): Because the macros in the generate file are not capitalized, the build process will fail. !image-2023-07-19-10-38-13-616.png!</p> <p>Preconditions: Create test for I2C or use Dev_test TS_I2C_0999. Rename VS_0 to boardddd. !image-2023-07-19-10-41-55-949.png!</p> <p>Update again for EcuC !image-2023-07-19-10-43-08-491.png! Re-generate and build. Test Case ID (internal TC that caught the defect) optional: TS_I2C_0999</p> <p>Observed behavior: The macros in the generate file are not capitalized.</p> <p>Expected behavior: The macros in the generate file are capitalized.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-78857	Bug	<p>[S32K1_M24X RTM 2.0.0] OCOTP: Fix bug about build fail ccov</p> <p>Detailed description (how to reproduce it):</p>

ID	Subtype	Headline and Description
		<p>Preconditions: Generating TS pass</p> <p>Test Case ID (internal TC that caught the defect) optional: OCOTP_AE_TC_FLT_0001</p> <p>Observed behavior: Build fail</p> <p>Expected behavior: Build pass</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution</p>
ARTD-78861	Bug	<p>[Gpt] Issue about code generate when using node DozeEnable with S32CT</p> <p>Detailed description (how to reproduce it): When using derivative S32K14x and enabling the DozeEnable node with S32CT, then it's not enabled, issue in file LPit_Gpt_Ip_Cfg_Defines.h line 212, see the picture below: !image-2023-07-21-14-14-20-780.png! so when using this node with S32K14x it won't be right</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: Gpt_TC_FCT_0206.c</p> <p>Observed behavior: NA</p> <p>Expected behavior: NA</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-79425	Bug	<p>[S32K1_M24X RTM 2.0.0][EXAMPLE] DIO-PORT: Can't open config file on S32K118</p> <p>Detailed description (how to reproduce it): Open S32DS, import Gpio_Dio_Ip_Example_S32K118, Port_Ci_Port_Ip_Example_S32K118 open mex file by S32 Configuration Tool</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: Gpio_Dio_Ip_Example_S32K118</p> <p>Port_Ci_Port_Ip_Example_S32K118</p> <p>Observed behavior: !image-2023-07-25-10-30-30-263.png!</p> <p>Expected behavior: No warning/error</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-80248	Bug	<p>[Mem_InFs] Example for K144 need Enable cache</p> <p>Detailed description (how to reproduce it): Example For K144 Not run. Because Node caches not enable</p> <p>Preconditions: !image-2023-07-31-13-57-02-180.png!</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>Observed behavior:</p>

ID	Subtype	Headline and Description
		<p>Expected behavior:</p> <p>!image-2023-07-31-13-57-22-611.png!</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>

4.4 Change List for 1.0.1

ID	Subtype	Headline and Description
ARTD-4422	New Feature	<p>[FEE] Add support for bad Sector Management and Sector Retirement (part 1)<*></p> <p>NewWorkDescription: Add support for bad Sector Management and Sector Retirement (CPR_RTD_00505.fee). This involves removing Sectors from configuration when they become unusable. Rationale: some flash memory specs have low endurance/write cycles availability, which needs to be improved by the ability to retire bad sectors or locations affected by permanent ECC, at the expense of allocated flash size the endurance being a ppm specification."</p> <p>Requirement source: cPRD (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Add support to use un-consecutive logical sector addresses.</p>
ARTD-14705	Bug	<p>[BASE] "hasExclusiveOwnership" always throws error when the calling component is disabled</p> <p>„Preconditions: S32DS 3.4 U1 B210415 S32CC_RTD_4_4_RTM_2_0_0_DS_updatesite_2104 (210413) Test Case ID (internal TC that caught the defect) optional: 1. Create project for S32R45 enable RTD 2. Open Peripherals tool 3. Add GMAC component 4. Disable GMAC component Observed behavior: The errors are still showed when disable component. The configurations in EthGeneral tab is still light. Expected behavior: The error should be disappeared and the configuration should be gray when disable component.</p>
ARTD-10467	New Feature	<p>[icu] Improve define generation for ISR used to be cleaner/clearer<*></p> <p>Please investigate if improvements for more clarity clearness can be done on generation code that is used for ISR used defines . [https://bitbucket.sw.nxp.com/projects/ARTD/repos/icu/pull-requests/207/overview?commentId=827200]</p>
ARTD-10767	New Feature	<p>[adc] Analyze MISRA violations and fix everything not in the deviations list<*></p> <p>Analyze the MISRA violations in the driver and fix everything that is not in the Deviation list. Note 1: Read the comments for the allowed MISRA errors, because some are only allowed in certain situation, not everywhere. For example Rule 12.3 is only allowed when it is reported because of Osif_Trusted_Call Note 2: If a certain MISRA error cannot be fixed or the fix has a high impact on maintainability or performance please discuss it with your component owner Feel free to create clones for this ticket in order to cover all platforms when time allows.</p> <p>Clean-up the MISRA comments from PC Lint from your code. More specifically: 1. Remove comment block from the start of the file that defines the MISRA violations and global MISRA deviations / page misra_violations MISRA-C:2012 violations 2. Remove comments from above the C code line with the violation. Example: / violates ref Mcl_Dma_h_REF_1 MISRA 2012 Required Directive 4.10, Precautions shall be taken in order to prevent the contents of a header file being included more than once. /</p> <p>More information on Coverity and MISRA can be found here: [https://confluence.sw.nxp.com/pages/viewpage.action?pageId=133734230]</p>
ARTD-11539	Bug	<p>[Platform] Wrong folder name 'generate_PC'<*></p> <p>[https://bitbucket.sw.nxp.com/projects/ASPA/repos/real_time_drivers/browse/Generic/Change%20and%20Configuration%20Management/RTD_AASWS_Configuration%20Management%20Plan.docx]</p> <p>From the file in the link above (Chapter 4.2), I understand that the naming convention for the folders containing generated header file and source file templates should be named 'generate' instead of 'generate_PC'.</p> <p>!image-2021-06-11-13-43-55-112.png!</p>

ID	Subtype	Headline and Description
ARTD-12331	New Feature	<p>[BUILD_ENV] Update Ecuc.xdm in project template to match newly added container<*></p> <p>NewWorkDescription: EcucPduCollection is de-populated after the tresoproject.pl script is run at generation. This causes drivers dependend on that container (i.e Fr) to fail at generation.</p> <p>Requirement source: [...] (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Add EcucPduCollection in the new template.</p>
ARTD-13195	Bug	<p>[MCU] FIRC, SOSC, SPLL are not disabled in VLPR, VLPS mode.</p> <p>„Detailed description (how to reproduce it): FIRC, SOSC, SPLL are not disabled in VLPR, VLPS mode. Preconditions: POWER_MODE_CHANGE_NOTIFICATION == STD_ON Test Case ID (internal TC that caught the defect) optional: NA Observed behavior: FIRC, SOSC, SPLL are not disabled in VLPR, VLPS mode. Expected behavior: FIRC, SOSC, SPLL are disabled in VLPR, VLPS mode. Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: remove case BEFORE_POWER_MODE_CHANGED !image-2021-07-06-16-53-48-200.png!</p>
ARTD-13812	Bug	<p>[MCU] FIRC is not disabled follow configuration<*></p> <p>Detailed description (how to reproduce it): System clock under MCU control = false FIRC Enable = false System clock is not select FIRC Call Mcu_Init Call Mcu_Initclk FIRC is not disabled follow configuration Preconditions: NA Test Case ID (internal TC that caught the defect) optional: Mcu_TC_FCT_0501 Observed behavior: FIRC is not disabled follow configuration Expected behavior: FIRC is disabled follow configuration Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: Can't enter condition "(config->regulator) ? 0UL : 1UL" !image-2021-07-08-11-21-05-905.png!</p>
ARTD-13850	New Feature	<p>[PINS] SIM Channel interleave support for K1<*></p> <p>NewWorkDescription: Investigate and propose implementation for supporting additional routing settings for the signals between PINS and IPs. Concrete case at this point is to support : Channel interleave support for K1. Controlling by CHIPCTL register of SIM module to allow signal to be routed to both ADC instances. Requirement source: [...] (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Investigate if is possible to add selection for pins to contain routing to 1 ADC input or 2 ADC inputs.</p>
ARTD-14119	Bug	<p>[OS] OsApplicationCoreRef and OsAppEcucPartitionRef shall be implemented as parameters<*></p> <p>Detailed description (how to reproduce it): In SW32K3_RTD_4.4_0.9.0_D2103 MCAL, many drivers use OsAppEcucPartitionRef and OsApplicationCoreRef as reference, for instance in Eth driver: [!LOOP "as:modconf("Os")[1]/OsApplication"/OsAppEcucPartitionRef/*"] [!IF "node:value(.) = \$EcucPartitionRef"] [!IF "node:refval(../OsApplicationCoreRef/*[1])"] [!VAR "CoreId" = "num:i(node:value(node:ref(../OsApplicationCoreRef/*[1])/EcucCoreId))"] In this case the OsAppEcucPartitionRef and OsApplicationCoreRef are used as an list. According with Autosar specification these two containers is EcucReferenceDef, which can be only one parameter, and they shall not be a list, which contains one or more parameters (see attachment). Preconditions: N/A Test Case ID (internal TC that caught the defect) optional: N/A</p>

ID	Subtype	Headline and Description
		<p>Observed behavior: In customer's OS, the OsAppEcucPartitionRef and OsApplicationCoreRef are implemented as parameter, while Eth driver is used as lists. As a result, the configuration and generation are failed.</p> <p>Expected behavior: OsApplicationCoreRef and OsAppEcucPartitionRef shall be implemented as parameters, instead of lists</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-14220	Bug	<p>[ADC] Adc_SetChannel function prototype does not match with requirement because of const qualifiers<*></p> <p>Detailed description (how to reproduce it): Some function prototypes do not match with requirement</p> <p>Preconditions: Review new interface requirements</p> <p>Test Case ID (internal TC that caught the defect) optional: Review requirement</p> <p>Observed behavior: CPR_RTD_00329.adc: The optional API prototype shall be: void Adc_SetChannel(Adc_GroupType Group, Adc_GroupDefType Channel, #if (ADC_DELAY_AVAILABLE == STD_ON) uint16 Delays, uint32 ChannelUpdateMask, #endif / (ADC_DELAY_AVAILABLE == STD_ON) / Adc_ChannelIndexType NumberOfChannel);</p> <p>In driver: void Adc_SetChannel(const Adc_GroupType Group, const Adc_GroupDefType Channel, const uint16 Delays, const uint32 ChannelUpdateMask, const Adc_ChannelIndexType NumberOfChannel)</p> <p>SWS_Adc_00082: Service name: IoHwAb_AdcNotification – Syntax: void IoHwAb_AdcNotification(void) –</p> <p>In driver: Not found comment in ticket ARTD-14077</p> <p>Expected behavior: Matching between requirement and driver</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-14221	Bug	<p>[S32K1XX][PORT] Some functions were not mapped between ReqExport and Port driver .h<*></p> <p>Detailed description (how to reproduce it): check the interface of all functions in "ReqExport.txt" file and ".h" files of driver code: [http://savu.ea.freescaling.net/0/project/download/ZTpcbG9jYwxfMDFCb3V0cHV0XGFydGlmYWN0c1xdXN0b21fy2hY2tpbnRlcmZhY2VcMjAyMTA3MjEwNTIzNTc0MjUwMDBkZG93bmVYWRzXFBPUiRfcmVzdWx0LnR4dA==http://savu.ea.freescaling.net/0/project/download/ZTpcbG9jYwxfMDFCb3V0cHV0XGFydGlmYWN0c1xdXN0b21fy2hY2tpbnRlcmZhY2VcMjAyMTA3MjEwNTIzNTc0MjUwMDBkZG93bmVYWRzXFBPUiRfcmVzdWx0LnR4dA==http://savu.ea.freescaling.net/0/project/download/ZTpcbG9jYwxfMDFCb3V0cHV0XGFydGlmYWN0c1xdXN0b21fy2hY2tpbnRlcmZhY2VcMjAyMTA3MjEwNTIzNTc0MjUwMDBkZG93bmVYWRzXERJT19yZXN1bHQuZDh0]http://savu.ea.freescaling.net/0/project/download/ZTpcbG9jYwxfMDFCb3V0cHV0XGFydGlmYWN0c1xdXN0b21fy2hY2tpbnRlcmZhY2VcMjAyMTA3MjEwNTIzNTc0MjUwMDBkZG93bmVYWRzXERJT19yZXN1bHQuZDh0]</p> <p>or attach file</p> <p>Preconditions: Plugin_2172021</p> <p>Reqs export BASELINE VERSION: 17.7 INTREQ_DIO_RTD_4.4_S32K1_1.0.0}}</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: In ReqExport: void Port_Init(const Port_ConfigType ConfigPtr) void Port_GetVersionInfo(*Std_VersionInfoType versioninfo) void Port_Ci_Port_Ip_DisableDigitalFilter(*GPIO_Type base, uint32 Pin) void Port_Ci_Port_Ip_EnableDigitalFilter(*GPIO_Type base, uint32 Pin) PortStatusType Port_Ci_Port_Ip_Init(uint32 pinCount, const Port_Ci_Port_Ip_PinSettingsConfig config[])</p> <p>In Port.h and Port_Ci_Port_Ip.h: void Port_Init(const Port_ConfigType* ConfigPtr) void Port_GetVersionInfo(*Std_VersionInfoType* versioninfo) void Port_Ci_Port_Ip_DisableDigitalFilter(*PORT_Type const base, uint32 pin) void Port_Ci_Port_Ip_EnableDigitalFilter(*PORT_Type const base, uint32 pin) Port_Ci_Port_Ip_PortStatusType Port_Ci_Port_Ip_Init(uint32 pinCount, const Port_Ci_Port_Ip_PinSettingsConfig config[])</p> <p>Expected behavior: All function similarities between "ReqExport.txt" file and driver code</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-14314	New Feature	<p>[BASE] SIM Channel interleave support for K1 in IPL<*></p> <p>NewWorkDescription: Investigate and propose implementation for supporting additional routing settings for the signals between PINS and IPs.</p>

ID	Subtype	Headline and Description
		Concrete case at this point is to support : Channel interleave support for K1. Controlling by CHIPCTL register of SIM module to allow signal to be routed to both ADC instances. Requirement source: [...] (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: Investigate if is possible to add selection for pins to contain routing to 1 ADC input or 2 ADC inputs.
ARTD-14331	Bug	[MCU] Correct clock name of QSPI<*> Detailed description (how to reproduce it): In clock tool S32CT K148 Observed behavior: Some clock name of QSPI not same with SIM clock out in Mcu componet Expected behavior: Correct clock name of QSPI in CLKOUT0_CLK QSPI0_MODULE_CLK---->QSPI_CLK QSPI0_2xSFIF_CLK >QSPI_2xSFIF_CLK QSPI0_SFIF_CL ---->QSPI_SFIF_CLK QSPI0_SFIF_CLK_HYP_PREMUX_CLK----->QSPI_SFIF_CLK_HYP_PREMUX_CLK
ARTD-14413	Bug	[SAI] Unfixed MISRA violations of rule 8.13<*> Detailed description (how to reproduce it): Unfixed MISRA violations for rule 8.13, outside list of accepted project level deviations (MISRA violations for Rules are only accepted in cases specified by column D with disclaimer from column E for document with project level deviations): aData is assigned to pData in the state structure which is used for both TX and RX, so cannot be const This ticket is raised to analyze and confirm if code can be refactored to avoid these violations. Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: [...] Observed behavior: [...] Expected behavior: [...] Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]
ARTD-14481	Bug	[MCU] The function Mcu_Ipw_CmuClearClockFaillrqFlags isn't called in HLD<*> Detailed description (how to reproduce it): The function Mcu_Ipw_CmuClearClockFaillrqFlags didn't be called in HLD !image-2021-07-29-17-18-43-915.png! Preconditions: NA Test Case ID (internal TC that caught the defect) optional: NA Observed behavior: The function Mcu_Ipw_CmuClearClockFaillrqFlags didn't be called in HLD Expected behavior: Remove the function Mcu_Ipw_CmuClearClockFaillrqFlags in driver code Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]
ARTD-14485	Bug	[ADC] Configurator generates multiple times the notification prototype, when same notification is used for multiple groups „Detailed description (how to reproduce it): Tresos configurator generates multiple times the notification prototype, when same notification is used for multiple groups To check if also S32CT has same issue Preconditions: Have a configuration with multiple groups that use the same notification. Test Case ID (internal TC that caught the defect) optional: TS_Shared_000 Observed behavior: Each notifications declared in the EB config is generated more than once: / brief ADC Notification functions. details ADC Notification functions defined inside the Plugin. / extern void Notification_0(void); extern void Notification_1(void); extern void T_ADC_Notification(void); extern void T_ADC_Notification(void); extern void Notification_0(void); extern void Notification_0(void); extern void T_ADC_Notification(void); extern void T_ADC_Notification(void); extern void T_ADC_Notification(void);

ID	Subtype	Headline and Description
		<p>extern void Notification_4(void); extern void Notification_5(void); extern void T_ADC_Notification(void); extern void Notification_1(void); extern void Notification_0(void); extern void Notification_0(void); extern void Notification_0(void); extern void Notification_0(void); extern void Notification_0(void); extern void Notification_0(void); extern void Notification_0(void); extern void Notification_0(void); extern void Notification_0(void); Expected behavior: Each notification must be declared only once. Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>
ARTD-14487	Bug	<p>[ADC] IPW notification prototype is defined both in driver code as well as generated code<*></p> <p>Detailed description (how to reproduce it): IPW notification prototype is defined both in Adc_lpw_irq.c file as well as Adc_lp_PBCfg.h generated file. Preconditions: Use a HLD config that is using interrupts. Test Case ID (internal TC that caught the defect) optional: [...] Observed behavior: IPW notification prototype is defined both in driver code as well as generated code. Expected behavior: IPW notification should be defined only once. Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: Remove IPW notification prototype from Adc_lpw_irq.c.</p>
ARTD-14495	Bug	<p>[CAN] ecvd/lp_FlexCAN fails to export data for multiple controllers<*></p> <p>Detailed description (how to reproduce it): A*> add more than one controllers to s32k148/lp_FlexCAN (IPL layer) projects with default configuration (fix all errors if have) export ecvd import ecvd</p> <p>=> error as below: !image-2021-07-30-10-51-10-710.png!</p> <p>B*> !image-2021-07-30-10-56-02-840.png!</p> <p>C>* **_ please re-check if all required nodes are exported (e.g. pe_clock_frequency) !image-2021-07-30-11-05-31-694.png!</p> <p>Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: [...] Observed behavior: [...] Expected behavior: [...] Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>
ARTD-14559	New Feature	<p>[EEP] Protect access to the FTFx registers shared between Fls, Eep and Crypto</p> <p>„NewWorkDescription: Accesses to shared FTFx registers need to be guarded by exclusive areas. Analyze sync/async scenarios. Requirement source: [...] (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: Write / Erase / Cmd operations: The exclusive area needs to start when CCIF is read, and it needs to end after the FSTAT status flags have been checked.</p>
ARTD-14569	Bug	<p>[WDG] File version check issues: missing check for Ewm_lp.c and Osif.h and wrong define name used for Wdg_lpw_PBcfg.c<*></p> <p>Detailed description (how to reproduce it): check RTD_WDG_CheckDefsReport report. It has warning about Multiple Definition See report to detail : [^RTD_WDG_CheckDefsReport.xlsx] Preconditions: [...]</p>

ID	Subtype	Headline and Description
		<p>Test Case ID (internal TC that caught the defect) optional: [...]</p> <p>Observed behavior: Wdg_43_Instance0_Ipw_PBcfg.c and Wdg_43_Instance0_PBcfg.c duplicated definition It has warning about Multiple Definition missing check version for Ewm_lp.c and Osif.h</p> <p>Expected behavior: Fix warning Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Fix warning in Wdg_43_Instance0_Ipw_PBcfg.c Add checking version for Ewm_lp.c and Osif.h</p>
ARTD-14605	New Feature	<p>[S32K1xx][Port] PFE field should raise errors to notice the users to configurate the correct Ports<*></p> <p>NewWorkDescription: The PFE field should raise some errors to prevent the users from generating incorrect configuration source.</p> <p>Details: When users enable the PFE field by using PCR5 or PCR99 then change it to other PCR, even though the configuration of PFE was unable to tick, it remains TRUE so the source generated will be TRUE despite its PCR.</p> <p>Examples: !image-2021-08-02-17-38-13-510.png width=1134,height=390!</p> <p>Requirement source: [...] (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: [...]</p>
ARTD-14607	Bug	<p>[CRYPTO] Remove clear the error code on Csec_Ip_CancelCommand<*></p> <p>Detailed description (how to reproduce it): Function have error code CSEC_IP_ERC_NO_RESPONSE but it have clear error on Csec_Ip_CancelCommand</p> <p>Preconditions: set timeout for test is minimum (Csec_Ip_pState->u32Timeout = 0)</p> <p>Test Case ID (internal TC that caught the defect) optional: Crypto_TC_FCT_0075</p> <p>Observed behavior: IP function no return error</p> <p>Expected behavior: IP function will return error CSEC_IP_ERC_NO_RESPONSE</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-14615	Bug	<p>[PWM] Stuck in interrupt function when re-enable notification for Flexio<*></p> <p>Detailed description (how to reproduce it): When re-enable notification for channel flexio is 0 and 1, the stuck occurs in the interrupt function: Initilize 2 channels flexio 0 and 1 Loop for enable notification 2 channels. timerIrqMask variable will be set to 3(0x11) when re-enable notification for channel 0 timerIrqMask = timerIrqMask & ((uint8)0x01U << userCfg->timerId) in Flexio_Pwm_Ip_UpdateInterruptMode function will set timerIrqMask to 2(0x10)-> value 0 for channel 0. But interrupt still occur, it causes the program to get stuck in the interrupt function</p> <p>Preconditions: Build with GCC compiler</p> <p>Test Case ID (internal TC that caught the defect) optional: Pwm_TC_FCT_0213 Flexio</p> <p>Observed behavior: get stuck in the interrupt function</p> <p>Expected behavior: No stuck in the interrupt function</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-14680	Bug	<p>[LIN][BASE] - Update name of Ds component for Lin<*></p> <p>Detailed description (how to reproduce it): The actual component name for Lin is Lin_43. It should be updated to Lin.</p> <p>Preconditions: [...]</p> <p>Test Case ID (internal TC that caught the defect) optional: [...]</p> <p>Observed behavior: [...]</p> <p>Expected behavior: HLD component should be named Lin. Not Lin_43.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p>

ID	Subtype	Headline and Description
		<p>Proposed solution optional: In base driver we should update for S32K1 platform from Lin_43 to Lin in the modules.h file. For Lin driver the makefile, the sdk_manifest the generation files should be updated in order to change the name for Lin component in Lin</p>
ARTD-14726	New Feature	<p>[Ecuc] Add requiresIndex to EcucPartition<*></p> <p>Detailed description (how to reproduce it): ADC get the list Partition from EcucPartitionCollection/EcucPartition array. When importing epc output from Ecuc of EB tresos to S32DS S32DS import the partition order following "Name" field but the order in EB following "index" column. this makes ADC has different in generated code bw Eb and CT !image-2021-08-05-14-46-19-370.png!</p> <p>Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: ADC_TS_001 DevTest Observed behavior: [...] Expected behavior: generated code is identical Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: Use <REQUIRES-INDEX> attribute as the post in team [https://teams.microsoft.com/dl/launcher/launcher.html?url=%2F_%23%2F%2Fmessage%2F19%3Ae451c595d3ba410c8f9c1f5efc19a8a3%40thread.tacy2%2F1618569101137%3FtenantId%3D686ea1d3-bc2b-4c6f-a92c-d99c5c301635%26groupId%3Df9dec68-7b74-4101-a4d2-ad54e86f727f%26parentMessageId%3D1618569101137%26teamName%3DZebra%26channelName%3DConfiguration%2520(code%252C%2520DS%252C%2520EB%252C%2520etc)%26createdTime%3D1618569101137&type=message&deeplinkId=7af9cc4b-4bf4-4f14-8e9c-c1a7f75cf125&directDl=true&msLaunch=true&enableMobilePage=true&suppressPrompt=true]</p>
ARTD-14757	Bug	<p>[SPI] Different in SpiFlexioEnable node location between EB and CT<*></p> <p>Detailed description (how to reproduce it): In EB, the SpiFlexioEnable is located in SpiAutosarExt container but in CT it is SpiGeneral. Must be synchronous between them Preconditions: NA Test Case ID (internal TC that caught the defect) optional: NA Observed behavior: SpiFlexioEnable is in different container in EB and HLD CT Expected behavior: in same container Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: Synchronous them</p>
ARTD-14846	New Feature	<p>[EEP] Follow up ISO26262 Safety Assessors findings<*></p> <p>NewWorkDescription: 1. The requirement CPR_RTD_00211 is an output of EEP_FMEA analysis, therefore it is a safety related requirement, the verification criteria should not be limited to review only ! it should be proven by test as well This get from pull request [Pull Request #181: Feature/ARTD-12130 s32k1 rtm eep generate quality documents dev for the module NXP Bitbucket[https://bitbucket.sw.nxp.com/projects/ARTD/repos/eed/pull-requests/181/overview]] Requirement source: NA (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: NA</p>
ARTD-14854	New Feature	<p>[GPT] Follow up ISO26262 Safety Assessors findings<*></p> <p>NewWorkDescription: Srtc_lp_ProcessInterrupt Cyclomatic complexity is too high =19. Please provide counter measure to reduce it This get from pull request [Pull Request #287: Feature/ARTD-11887 s32k1 rtm gpt generate quality documents dev for the module NXP Bitbucket[https://bitbucket.sw.nxp.com/projects/ARTD/repos/gpt/pull-requests/287/overview]] Requirement source: NA (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: NA</p>
ARTD-14862	Bug	<p>[SPI] Add condition related to must enable pin configuration for Flexio on CT<*></p> <p>Detailed description (how to reproduce it): Now, CT tool does not raise any an error if not configure for spi pins of flexio Preconditions: NA Test Case ID (internal TC that caught the defect) optional:</p>

ID	Subtype	Headline and Description
		<p>NA</p> <p>Observed behavior:</p> <p>No error is raised to notification for user</p> <p>Expected behavior:</p> <p>An error if pins is not configured</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>Add an constraint on CT template file</p>
ARTD-14978	New Feature	<p>[ADC] Remove per Group indexation of pResultsBufferPtr<*></p> <p>NewWorkDescription:</p> <p>Remove per Group indexation of pResultsBufferPtr, because it is part of Adc_GroupConfigurationType, so can already be accessed per group: Adc_pCfgPtr[u32CoreId]->pGroups[GroupIndex].pResultsBufferPtr[Group]</p>
ARTD-15062	Bug	<p>[LIN] Features Lin Frame Timeout Disable only applied with case node is slave.<*></p> <p>Detailed description (how to reproduce it):</p> <p>About features Lin Frame Timeout Disable,</p> <p>Now driver only applied with case node is slave, lacking with case node is master for LPUART</p> <p>Driver don't need to checking timer out when master node transmits header frame for FLEXIO</p> <p>Preconditions:</p> <p>!image-2021-08-11-17-17-53-703.png!</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>Lin_TC_FCT_0019</p> <p>Observed behavior:</p> <p>NA</p> <p>Expected behavior:</p> <p>NA</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>NA</p>
ARTD-15148	Bug	<p>[BASE] Some wizard data files are missing the copyright header<*></p> <p>Detailed description (how to reproduce it):</p> <p>At least Clock_Ip_Cfg_Defines.h, Clock_Ip_Cfg_Defines.c, Clock_Ip_PBCfg.c, Clock_Ip_PBCfg.h, Clock_Ip_Cfg.c, Clock_Ip_Cfg.h, Siul2_Port_Ip_Cfg.c, Siul2_Port_Ip_Cfg.h are missing the comment header block including the copyright</p> <p>Preconditions:</p> <p>None</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>N/A</p> <p>Observed behavior:</p> <p>Missing copyright</p> <p>Expected behavior:</p> <p>Comment header block should be there</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>Review the files in Base and add the comment header block</p>
ARTD-15151	Bug	<p>[Uart] Update code follow new changes of requirement<*></p> <p>Detailed description (how to reproduce it):</p> <p>Update code follow req changes on ticket: https://jira.sw.nxp.com/browse/AAI-907</p> <p>Preconditions:</p> <p>[...]</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>[...]</p> <p>Observed behavior:</p> <p>[...]</p> <p>Expected behavior:</p> <p>[...]</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>[...]</p>
ARTD-15226	Bug	<p>[Spi] No error raise when SpiMaxDmaFastTransfert not enable and Dma Fast transfer support<*></p> <p>Detailed description (how to reproduce it):</p> <p>To support Dma Fast transfer, SpiPhyUnit is used by External Device in Job must has SpiMaxDmaFastTransfer enabled.</p> <p>Preconditions:</p> <p>SpiEnableDmaFastTransfer is True</p> <p>SpiEnableDmaFastTransferSupport is True</p> <p>SpiGlobalDmaEnable is True</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>NA</p> <p>Observed behavior:</p> <p>NA</p> <p>Expected behavior:</p> <p>NA</p>

ID	Subtype	Headline and Description
		Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: Raise an error
ARTD-15311	Bug	[WDG] Findings need to fix follow to Code Checklist Review<*> Detailed description (how to reproduce it): Something didn't follow to coding rule (checklist in ticket: https://jira.sw.nxp.com/browse/ARTD-9123) Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: [...] Observed behavior: [...] Expected behavior: [...] Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: Need to fix
ARTD-15312	Bug	[SAI] Fix code review and UML review check list items failed<*> Detailed description (how to reproduce it): Fix code review and UML review check list items failed Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: [...] Observed behavior: [...] Expected behavior: [...] Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]
ARTD-15318	Bug	[BASE] Templating engine does not correctly report Java exceptions<*> Detailed description (how to reproduce it): 1. Make the setup from UCT-4375 2. The error message is undefined As we analyzed it, this is from a bug in templatingengine.js file. !image-2021-08-16-17-38-59-868.png! error.stack doesn't exist. error variable is from class *IllegalFormatConversionException, so you can use the next variant: scriptApi.logError(error);* ** (the result will be like in next print) !image-2021-08-16-17-38-23-705.png!
ARTD-15466	New Feature	[BUILD_ENV] Create subchapter in IM about User mode configuration in AutosarOS<*> NewWorkDescription: Create subchapter in IM about User mode configuration in AutosarOS. This will help user understand our User Mode approach and know what needs to be done in AutosarOS. Requirement source: NA (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: Create subchapter in IM about User mode configuration in AutosarOS.
ARTD-15484	New Feature	[SPI] Synchronous between Spi.component and Spi.xdm<*> NewWorkDescription: Some node in xdm and component is different type that is prescribed in NXP_RT_AUTOSAR_S32CT.pptx as SpiChannelHalfDuplexSupport Requirement source: NA (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: Remove node of component is not available in xdm Change to array with node having optional attribute
ARTD-15535	New Feature	[SPI] Implement new requirement: CPR_RTD_00543.spi<*> NewWorkDescription: Implement new requirements: CPR_RTD_00543.spi and CPR_RTD_00544.spi Requirement source: NA (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)

ID	Subtype	Headline and Description
		<p>Proposed solution optional: Follow guiding: https://nxp1.sharepoint.com/p:/r/sites/Zebra/_layouts/15/Doc.aspx?sourcedoc=%7B28A51BA3-C452-40F5-ABB6-A6933671DCD3%7D&file=NXP_RTD_AUTOSAR_S32CT_V2.pptx&action=edit&mobileredirect=true</p>
ARTD-15669	Bug	<p>[CAN] re-implement SWS_Can_00384<*></p> <p>Detailed description (how to reproduce it): SWS_Can_00384[Each time the CAN controller state machine is triggered with the state transition value CAN_CS_STARTED, the function Can_SetControllerMode shall re-initialize the CAN controller with the same controller configuration set previously used by functions Can_SetBaudrate or Can_Init. but as implemented in the code. driver just switch from stopped state (disable mode) to started state(normal mode) => a re-init (reset all then init again) is necessary to reset buffers, fifo, bus-off... Test Case ID (internal TC that caught the defect) optional: __*Preconditions: NA Observed behavior: driver didn't re-init controller when started state required Expected behavior: driver does re-init controller when started state required Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: call FlexCan_Ip_Init at Ipw_SetcontrollertoStart and re-configure baudrate by Can_aui6ControllerBaudRateSel and Can_Ipw_eClockMode which are saved at runtime</p>
ARTD-15773	New Feature	<p>[BASE] Add support for REQUIRES-INDEX in generateEcpcd.js<*></p> <p>NewWorkDescription: Add support for REQUIRES-INDEX in generateEcpcd.js Requirement source: AUTOSAR_TPS_ECUConfiguration (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: Add support for REQUIRES-INDEX in generateEcpcd.js</p>
ARTD-16267	Bug	<p>[WDG] Wdog_Ip reset value of CS register is incorrect<*></p> <p>Detailed description (how to reproduce it): Reset value of CS register isnt matching with S32k1xx_RM_Rev13 In Wdog_Ip_FeatureDefines.h: #define WDOG_IP_FEATURE_CS_RESET_VALUE_U16 (0x2520U) In RM: It is 0x2980 !image-2021-09-01-10-37-22-282.png! Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: [...] Observed behavior: Reset value of CS register isnt matching with S32k1xx_RM_Rev13 Expected behavior: WDOG_IP_FEATURE_CS_RESET_VALUE_U16 should be 0x2980 Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: Update Wdog_Ip_FeatureDefines.h</p>
ARTD-16336	Bug	<p>[base] [EBT] OsApplicationCoreRef and OsAppEcucPartitionRef shall be accessed as parameters<*></p> <p>Note: This issue is only affecting EBT configuration and source files! Detailed description (how to reproduce it): Our OS stub configuration defined OsAppEcucPartitionRef and OsApplicationCoreRef as lists, but the AUTOSAR specification defines them as optional parameters. We fixed this in the OS module, but now all the other modules that depend on OS to implement multicore features are affected. Preconditions: Create a multicore configuration. Test Case ID (internal TC that caught the defect) optional: N/A Observed behavior: OsAppEcucPartitionRef and OsApplicationCoreRef are accessed as lists. As a result, the configuration and generation are failing. Expected behavior: OsAppEcucPartitionRef and OsApplicationCoreRef are accessed as parameters. As a result, the configuration and generation are successful. Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: # Replace all occurrences of {code}OsApplicationCoreRef/*[1] with {code}OsApplicationCoreRef # Replace all occurrences of {code}OsAppEcucPartitionRef/*[1] with {code}OsAppEcucPartitionRef Warning: Do not forget to adjust relative paths if needed (e.g. in SELECT-expressions).</p>
ARTD-16337	Bug	<p>[can] [EBT] OsApplicationCoreRef and OsAppEcucPartitionRef shall be accessed as parameters<*></p> <p>Note: This issue is only affecting EBT configuration and source files! Detailed description (how to reproduce it):</p>

ID	Subtype	Headline and Description
		<p>Our OS stub configuration defined OsAppEcucPartitionRef and OsApplicationCoreRef as lists, but the AUTOSAR specification defines them as optional parameters. We fixed this in the OS module, but now all the other modules that depend on OS to implement multicore features are affected.</p> <p>Preconditions: Create a multicore configuration. Test Case ID (internal TC that caught the defect) optional: N/A Observed behavior: OsAppEcucPartitionRef and OsApplicationCoreRef are accessed as lists. As a result, the configuration and generation are failing. Expected behavior: OsAppEcucPartitionRef and OsApplicationCoreRef are accessed as parameters. As a result, the configuration and generation are successful. Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: # Replace all occurrences of {code}OsApplicationCoreRef/*[1] with {code}OsApplicationCoreRef # Replace all occurrences of {code}OsAppEcucPartitionRef/*[1] with {code}OsAppEcucPartitionRef Warning: Do not forget to adjust relative paths if needed (e.g. in SELECT-expressions).</p>
ARTD-16340	Bug	<p>[crypto] [EBT] OsApplicationCoreRef and OsAppEcucPartitionRef shall be accessed as parameters<*></p> <p>Note: This issue is only affecting EBT configuration and source files! Detailed description (how to reproduce it): Our OS stub configuration defined OsAppEcucPartitionRef and OsApplicationCoreRef as lists, but the AUTOSAR specification defines them as optional parameters. We fixed this in the OS module, but now all the other modules that depend on OS to implement multicore features are affected. Preconditions: Create a multicore configuration. Test Case ID (internal TC that caught the defect) optional: N/A Observed behavior: OsAppEcucPartitionRef and OsApplicationCoreRef are accessed as lists. As a result, the configuration and generation are failing. Expected behavior: OsAppEcucPartitionRef and OsApplicationCoreRef are accessed as parameters. As a result, the configuration and generation are successful. Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: # Replace all occurrences of {code}OsApplicationCoreRef/*[1] with {code}OsApplicationCoreRef # Replace all occurrences of {code}OsAppEcucPartitionRef/*[1] with {code}OsAppEcucPartitionRef Warning: Do not forget to adjust relative paths if needed (e.g. in SELECT-expressions).</p>
ARTD-16342	Bug	<p>[eth] [EBT] OsApplicationCoreRef and OsAppEcucPartitionRef shall be accessed as parameters<*></p> <p>Note: This issue is only affecting EBT configuration and source files! Detailed description (how to reproduce it): Our OS stub configuration defined OsAppEcucPartitionRef and OsApplicationCoreRef as lists, but the AUTOSAR specification defines them as optional parameters. We fixed this in the OS module, but now all the other modules that depend on OS to implement multicore features are affected. Preconditions: Create a multicore configuration. Test Case ID (internal TC that caught the defect) optional: N/A Observed behavior: OsAppEcucPartitionRef and OsApplicationCoreRef are accessed as lists. As a result, the configuration and generation are failing. Expected behavior: OsAppEcucPartitionRef and OsApplicationCoreRef are accessed as parameters. As a result, the configuration and generation are successful. Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: # Replace all occurrences of {code}OsApplicationCoreRef/*[1] with {code}OsApplicationCoreRef # Replace all occurrences of {code}OsAppEcucPartitionRef/*[1] with {code}OsAppEcucPartitionRef Warning: Do not forget to adjust relative paths if needed (e.g. in SELECT-expressions).</p>
ARTD-16345	Bug	<p>[gpt] [EBT] OsApplicationCoreRef and OsAppEcucPartitionRef shall be accessed as parameters<*></p> <p>Note: This issue is only affecting EBT configuration and source files! Detailed description (how to reproduce it): Our OS stub configuration defined OsAppEcucPartitionRef and OsApplicationCoreRef as lists, but the AUTOSAR specification defines them as optional parameters. We fixed this in the OS module, but now all the other modules that depend on OS to implement multicore features are affected. Preconditions: Create a multicore configuration. Test Case ID (internal TC that caught the defect) optional: N/A Observed behavior: OsAppEcucPartitionRef and OsApplicationCoreRef are accessed as lists. As a result, the configuration and generation are failing. Expected behavior: OsAppEcucPartitionRef and OsApplicationCoreRef are accessed as parameters. As a result, the configuration and generation are successful. Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: # Replace all occurrences of {code}OsApplicationCoreRef/*[1] with {code}OsApplicationCoreRef</p>

ID	Subtype	Headline and Description
		# Replace all occurrences of {code}OsAppEcucPartitionRef/*[1] with {code}OsAppEcucPartitionRef Warning: Do not forget to adjust relative paths if needed (e.g. in SELECT-expressions).
ARTD-16299	New Feature	[BASE] Update Can_GeneralTypes.h with SWS_CanTrcv_00164 and SWS_CanTrcv_00165<*> Update Can_GeneralTypes.h with SWS_CanTrcv_00164 and SWS_CanTrcv_00165
ARTD-16346	Bug	[i2c] [EBT] OsApplicationCoreRef and OsAppEcucPartitionRef shall be accessed as parameters<*> Note: This issue is only affecting EBT configuration and source files! Detailed description (how to reproduce it): Our OS stub configuration defined OsAppEcucPartitionRef and OsApplicationCoreRef as lists, but the AUTOSAR specification defines them as optional parameters. We fixed this in the OS module, but now all the other modules that depend on OS to implement multicore features are affected. Preconditions: Create a multicore configuration. Test Case ID (internal TC that caught the defect) optional: N/A Observed behavior: OsAppEcucPartitionRef and OsApplicationCoreRef are accessed as lists. As a result, the configuration and generation are failing. Expected behavior: OsAppEcucPartitionRef and OsApplicationCoreRef are accessed as parameters. As a result, the configuration and generation are successful. Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: # Replace all occurrences of {code}OsApplicationCoreRef/*[1] with {code}OsApplicationCoreRef # Replace all occurrences of {code}OsAppEcucPartitionRef/*[1] with {code}OsAppEcucPartitionRef Warning: Do not forget to adjust relative paths if needed (e.g. in SELECT-expressions).
ARTD-16355	Bug	[port] [EBT] OsApplicationCoreRef and OsAppEcucPartitionRef shall be accessed as parameters<*> Note: This issue is only affecting EBT configuration and source files! Detailed description (how to reproduce it): Our OS stub configuration defined OsAppEcucPartitionRef and OsApplicationCoreRef as lists, but the AUTOSAR specification defines them as optional parameters. We fixed this in the OS module, but now all the other modules that depend on OS to implement multicore features are affected. Preconditions: Create a multicore configuration. Test Case ID (internal TC that caught the defect) optional: N/A Observed behavior: OsAppEcucPartitionRef and OsApplicationCoreRef are accessed as lists. As a result, the configuration and generation are failing. Expected behavior: OsAppEcucPartitionRef and OsApplicationCoreRef are accessed as parameters. As a result, the configuration and generation are successful. Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: # Replace all occurrences of {code}OsApplicationCoreRef/*[1] with {code}OsApplicationCoreRef # Replace all occurrences of {code}OsAppEcucPartitionRef/*[1] with {code}OsAppEcucPartitionRef Warning: Do not forget to adjust relative paths if needed (e.g. in SELECT-expressions).
ARTD-16356	Bug	[pwm] [EBT] OsApplicationCoreRef and OsAppEcucPartitionRef shall be accessed as parameters<*> Note: This issue is only affecting EBT configuration and source files! Detailed description (how to reproduce it): Our OS stub configuration defined OsAppEcucPartitionRef and OsApplicationCoreRef as lists, but the AUTOSAR specification defines them as optional parameters. We fixed this in the OS module, but now all the other modules that depend on OS to implement multicore features are affected. Preconditions: Create a multicore configuration. Test Case ID (internal TC that caught the defect) optional: N/A Observed behavior: OsAppEcucPartitionRef and OsApplicationCoreRef are accessed as lists. As a result, the configuration and generation are failing. Expected behavior: OsAppEcucPartitionRef and OsApplicationCoreRef are accessed as parameters. As a result, the configuration and generation are successful. Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: # Replace all occurrences of {code}OsApplicationCoreRef/*[1] with {code}OsApplicationCoreRef # Replace all occurrences of {code}OsAppEcucPartitionRef/*[1] with {code}OsAppEcucPartitionRef Warning: Do not forget to adjust relative paths if needed (e.g. in SELECT-expressions).
ARTD-16357	Bug	[qd] [EBT] OsApplicationCoreRef and OsAppEcucPartitionRef shall be accessed as parameters<*> Note: This issue is only affecting EBT configuration and source files! Detailed description (how to reproduce it): Our OS stub configuration defined OsAppEcucPartitionRef and OsApplicationCoreRef as lists, but the AUTOSAR specification defines them as optional parameters. We fixed this in the OS module, but now all the other modules that depend on OS to implement multicore features are affected. Preconditions:

ID	Subtype	Headline and Description
		<p>Create a multicore configuration.</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: OsAppEcucPartitionRef and OsApplicationCoreRef are accessed as lists. As a result, the configuration and generation are failing.</p> <p>Expected behavior: OsAppEcucPartitionRef and OsApplicationCoreRef are accessed as parameters. As a result, the configuration and generation are successful.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: # Replace all occurrences of {code}OsApplicationCoreRef/*[1] with {code}OsApplicationCoreRef # Replace all occurrences of {code}OsAppEcucPartitionRef/*[1] with {code}OsAppEcucPartitionRef Warning: Do not forget to adjust relative paths if needed (e.g. in SELECT-expressions).</p>
ARTD-16361	Bug	<p>[spi] [EBT] OsApplicationCoreRef and OsAppEcucPartitionRef shall be accessed as parameters<*></p> <p>Note: This issue is only affecting EBT configuration and source files!</p> <p>Detailed description (how to reproduce it): Our OS stub configuration defined OsAppEcucPartitionRef and OsApplicationCoreRef as lists, but the AUTOSAR specification defines them as optional parameters. We fixed this in the OS module, but now all the other modules that depend on OS to implement multicore features are affected.</p> <p>Preconditions: Create a multicore configuration.</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: OsAppEcucPartitionRef and OsApplicationCoreRef are accessed as lists. As a result, the configuration and generation are failing.</p> <p>Expected behavior: OsAppEcucPartitionRef and OsApplicationCoreRef are accessed as parameters. As a result, the configuration and generation are successful.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: # Replace all occurrences of {code}OsApplicationCoreRef/*[1] with {code}OsApplicationCoreRef # Replace all occurrences of {code}OsAppEcucPartitionRef/*[1] with {code}OsAppEcucPartitionRef Warning: Do not forget to adjust relative paths if needed (e.g. in SELECT-expressions).</p>
ARTD-16363	Bug	<p>[uart] [EBT] OsApplicationCoreRef and OsAppEcucPartitionRef shall be accessed as parameters<*></p> <p>Note: This issue is only affecting EBT configuration and source files!</p> <p>Detailed description (how to reproduce it): Our OS stub configuration defined OsAppEcucPartitionRef and OsApplicationCoreRef as lists, but the AUTOSAR specification defines them as optional parameters. We fixed this in the OS module, but now all the other modules that depend on OS to implement multicore features are affected.</p> <p>Preconditions: Create a multicore configuration.</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: OsAppEcucPartitionRef and OsApplicationCoreRef are accessed as lists. As a result, the configuration and generation are failing.</p> <p>Expected behavior: OsAppEcucPartitionRef and OsApplicationCoreRef are accessed as parameters. As a result, the configuration and generation are successful.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: # Replace all occurrences of {code}OsApplicationCoreRef/*[1] with {code}OsApplicationCoreRef # Replace all occurrences of {code}OsAppEcucPartitionRef/*[1] with {code}OsAppEcucPartitionRef Warning: Do not forget to adjust relative paths if needed (e.g. in SELECT-expressions).</p>
ARTD-16387	Bug	<p>[crypto] [SWS_BSW_00037] Main functions of un-initialized modules shall return immediately<*></p> <p>!SWS_BSW_00037.png!width=620,height=100!</p> <p>Detailed description (how to reproduce it): In Mdl_MainFunction, according to SWS_BSW_00037, if the module is not initialized and the main function is executed then no error shall be reported and the main function shall return immediately.</p> <p>Preconditions: Mdl_MainFunction() is called before Mdl_Init() or Mdl_Init() is called without success.</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: In case the driver is un-initialized, Mdl_MainFunction() raises a DET error or doesn't return immediately.</p> <p>Expected behavior: In case the driver is un-initialized, Mdl_MainFunction() doesn't raise a DET error and returns immediately.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: In the main function(s), check if the module has been initialized and return immediately if not. Don't rely on the values of un-initialized variables (besides the global driver state).</p>
ARTD-16388	Bug	<p>[eep] [SWS_BSW_00037] Main functions of un-initialized modules shall return immediately<*></p> <p>!SWS_BSW_00037.png!width=620,height=100!</p> <p>Detailed description (how to reproduce it):</p>

ID	Subtype	Headline and Description
		<p>In Mdl_MainFunction, according to SWS_BSW_00037, if the module is not initialized and the main function is executed then no error shall be reported and the main function shall return immediately.</p> <p>Preconditions: Mdl_MainFunction() is called before Mdl_Init() or Mdl_Init() is called without success. Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: In case the driver is un-initialized, Mdl_MainFunction() raises a DET error or doesn't return immediately.</p> <p>Expected behavior: In case the driver is un-initialized, Mdl_MainFunction() doesn't raise a DET error and returns immediately.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: In the main function(s), check if the module has been initialized and return immediately if not. Don't rely on the values of un-initialized variables (besides the global driver state).</p>
ARTD-16393	Bug	<p>[fIs] [SWS_BSW_00037] Main functions of un-initialized modules shall return immediately<*></p> <p>!SWS_BSW_00037.png!width=620,height=100!</p> <p>Detailed description (how to reproduce it): In Mdl_MainFunction, according to SWS_BSW_00037, if the module is not initialized and the main function is executed then no error shall be reported and the main function shall return immediately.</p> <p>Preconditions: Mdl_MainFunction() is called before Mdl_Init() or Mdl_Init() is called without success. Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: In case the driver is un-initialized, Mdl_MainFunction() raises a DET error or doesn't return immediately.</p> <p>Expected behavior: In case the driver is un-initialized, Mdl_MainFunction() doesn't raise a DET error and returns immediately.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: In the main function(s), check if the module has been initialized and return immediately if not. Don't rely on the values of un-initialized variables (besides the global driver state).</p>
ARTD-16375	Bug	<p>[CAN] Ip_Flexcan fails to return out-of-range status / enabled fd / s32k312<*></p> <p>Detailed description (how to reproduce it): Initialize Flexcan_0/s32k312/IPL with invalid maxmb value: payload 16, maxmb = 43 Verification point: FlexCAN_Ip_Init return FLEXCAN_STATUS_BUFF_OUT_OF_RANGE => fail at this step</p> <p>Preconditions: N/A Test Case ID (internal TC that caught the defect) optional: Ip_FlexCAN_TC_FCT_2080</p> <p>Observed behavior: behavior does not match requirement</p> <p>Expected behavior: driver should return out-of-range status</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-16399	Bug	<p>[ADC] Update driver according to some requirements with Verification Criteria is "Review" implemented differently</p> <p>„After complete to Review all the requirements with Verification Criteria is ""Review"", I found some requirement implemented different to the expectation due to the description did not match, missing condition to check dependency node, attribute was set to ReadOnly...</p> <p>Check the excel for further information and fixed if needed</p>
ARTD-16411	Bug	<p>[platform] [EBT] OsApplicationCoreRef and OsAppEcucPartitionRef shall be accessed as parameters<*></p> <p>Note: This issue is only affecting EBT configuration and source files!</p> <p>Detailed description (how to reproduce it): Our OS stub configuration defined OsAppEcucPartitionRef and OsApplicationCoreRef as lists, but the AUTOSAR specification defines them as optional parameters. We fixed this in the OS module, but now all the other modules that depend on OS to implement multicore features are affected.</p> <p>Preconditions: Create a multicore configuration. Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: OsAppEcucPartitionRef and OsApplicationCoreRef are accessed as lists. As a result, the configuration and generation are failing.</p> <p>Expected behavior: OsAppEcucPartitionRef and OsApplicationCoreRef are accessed as parameters. As a result, the configuration and generation are successful.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: # Replace all occurrences of {code}OsApplicationCoreRef/*[1] with {code}OsApplicationCoreRef # Replace all occurrences of {code}OsAppEcucPartitionRef/*[1] with {code}OsAppEcucPartitionRef</p>


ID	Subtype	Headline and Description
		Warning: Do not forget to adjust relative paths if needed (e.g. in SELECT-expressions).
ARTD-16449	New Feature	<p>[base] All trusted functions should NOT defined as static or inline functions and should listed out in IM<*></p> <p>NewWorkDescription:</p> <p>There are some points that need to be checked in each modules:</p> <ol style="list-style-type: none"> 1. All trusted functions should NOT defined as static or inline functions*, so OS Application can be able to call them from outside RTD drivers. <p>Check in driver code all IP functions that needs to be called as trusted functions using macros <code>OsIf_Trusted_Call_Return</code> [1-6params].</p> <p>Ensure these functions are defined without "static" or "inline" keywords, so OS Application can use "extern" keyword to declare and call them outside RTD drivers.</p> <p>For example:</p> <p>a. <code>OsIf_Trusted_Call1param(*Adc_Sar_ClrUserAccessAllowed*, pBase);</code> <code>Adc_Sar_ClrUserAccessAllowed()</code> function should be defined without "static" or "inline" as: <code>void Adc_Sar_ClrUserAccessAllowed(const ADC_Type const pBase)</code></p> <pre> { CLR_USER_ACCESS_ALLOWED((uint32)pBase, SAR_ADC_PROT_MEM_U32); } </pre> <p>b. <code>OsIf_Trusted_Call_Return1param(*C40_Ip_SetLockProtect*, Fls_VirtualSector);</code> <code>C40_Ip_SetLockProtect()</code> function should be defined without "static" or "inline" as: <code>C40_Ip_StatusType C40_Ip_SetLockProtect(C40_Ip_VirtualSectorsType Fls_VirtualSector)</code></p> <pre> { } </pre> <ol style="list-style-type: none"> 2. Create a new separate header file <lpName>_Ip_TrustedFunctions.h for each IPV has trusted functions, the AutosarOS just needs to include this new header file when user mode is used. <p>In <lpName>_Ip_TrustedFunctions.h:</p> <p>Declare all trusted functions with "extern" keyword like:</p> <pre>extern void C40_Ip_SetLockProtect(C40_Ip_VirtualSectorsType Fls_VirtualSector);</pre> <p>Include all header files contain the definition of all types which are used by parameters or return type of those trusted functions.</p> <ol style="list-style-type: none"> 3. All these trusted functions need to be configured in OS, so they must be clearly listed in the driver IM (chapter 5.7 User Mode Support) <p>List these functions follow guiding mentioned in slide 17 Coding RTD_RunningInUserMode.pptx</p> <p>All functions should be listed out in the table like:</p> <p>Function syntax Description Available via</p> <pre>void C40_Ip_SetLockProtect(C40_Ip_VirtualSectorsType Fls_VirtualSector);</pre> <p>Set lock bit for flash sectors C40_Ip_TrustedFunctions.h</p> <ol style="list-style-type: none"> 4. Subchapter "User Mode configuration in AutosarOS" needs to be added in IM: <p>!image-2021-08-19-09-26-20-823.png!thumbnail!</p> <p>In order to add this subchapter, there are 2 files added in build_env: user_mode_support.dox, user_mode_config_in_autosar_os.dox (added on the ticket ARTD-15466).</p> <p>In module repository, each module needs to rename from user_mode_support*.dox to user_mode_config_in_module*.dox and also its title from "User Mode support" to "User Mode configuration in the module".</p> <p>Please refer the silde [Coding RTD_RunningInUserMode.pptx](https://nxp1.sharepoint.com/:p/r/sites/Zebra/Shared%20Documents/General/Zebra%20Training/Coding%20-%20RTD_RunningInUserMode.pptx?d=w21c9578ff794ff387db07a106880274&csf=1&web=1&e=lpbnNC) to understand more about User mode implementation in RTD.</p> <p>For Testing side*: Ensure that we have test scenarios mentioned from slides 22->25 Coding RTD_RunningInUserMode.pptx.</p> <p>Follow slide 23 to ensure we have one test suite to check all trusted functions able to call from outside RTD drivers.</p> <p>Refer to the implementation example on FLS:* ARTD-15610</p> <p>Requirement source:</p> <p>RTD implementation (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional:</p> <p>Follow Coding RTD_RunningInUserMode.pptx</p>
ARTD-16458	New Feature	<p>[lin] All trusted functions should NOT defined as static or inline functions and should listed out in IM<*></p> <p>NewWorkDescription:</p> <p>There are some points that need to be checked in each modules:</p> <ol style="list-style-type: none"> 1. All trusted functions should NOT defined as static or inline functions*, so OS Application can be able to call them from outside RTD drivers. <p>Check in driver code all IP functions that needs to be called as trusted functions using macros <code>OsIf_Trusted_Call_Return</code> [1-6params].</p> <p>Ensure these functions are defined without "static" or "inline" keywords, so OS Application can use "extern" keyword to declare and call them outside RTD drivers.</p> <p>For example:</p> <p>a. <code>OsIf_Trusted_Call1param(*Adc_Sar_ClrUserAccessAllowed*, pBase);</code> <code>Adc_Sar_ClrUserAccessAllowed()</code> function should be defined without "static" or "inline" as: <code>void Adc_Sar_ClrUserAccessAllowed(const ADC_Type const pBase)</code></p> <pre> { CLR_USER_ACCESS_ALLOWED((uint32)pBase, SAR_ADC_PROT_MEM_U32); } </pre> <p>b. <code>OsIf_Trusted_Call_Return1param(*C40_Ip_SetLockProtect*, Fls_VirtualSector);</code> <code>C40_Ip_SetLockProtect()</code> function should be defined without "static" or "inline" as: <code>C40_Ip_StatusType C40_Ip_SetLockProtect(C40_Ip_VirtualSectorsType Fls_VirtualSector)</code></p> <pre> { } </pre> <ol style="list-style-type: none"> 2. Create a new separate header file <lpName>_Ip_TrustedFunctions.h for each IPV has trusted functions, the AutosarOS just needs to include this new header file when user mode is used. <p>In <lpName>_Ip_TrustedFunctions.h:</p> <p>Declare all trusted functions with "extern" keyword like:</p> <pre>extern void C40_Ip_SetLockProtect(C40_Ip_VirtualSectorsType Fls_VirtualSector);</pre> <p>Include all header files contain the definition of all types which are used by parameters or return type of those trusted functions.</p> <ol style="list-style-type: none"> 3. All these trusted functions need to be configured in OS, so they must be clearly listed in the driver IM (chapter 5.7 User Mode Support)

ID	Subtype	Headline and Description
		<p>List these functions follow guiding mentioned in slide 17 Coding RTD_RunningInUserMode.pptx</p> <p>All functions should be listed out in the table like:</p> <p>Function syntax Description Available via</p> <p>void C40_Ip_SetLockProtect(C40_Ip_VirtualSectorsType Fls_VirtualSector))Set lock bit for flash sectors C40_Ip_TrustedFunctions.h</p> <p>4. Subchapter ""User Mode configuration in AutosarOS"" needs to be added in IM: image-2021-08-19-09-26-20-823.png thumbnail!</p> <p>In order to add this subchapter, there are 2 files added in build_env: user_mode_support.dox, user_mode_config_in_autosar_os.dox (added on the ticket ARTD-15466).</p> <p>In module repository, each module needs to rename from user_mode_support*.dox to user_mode_config_in_module*.dox and also its title from ""User Mode support"" to ""User Mode configuration in the module"".</p> <p>Please refer the slide [Coding RTD_RunningInUserMode.pptx https://nxp1.sharepoint.com/p:/r/sites/Zebra/ Shared%20Documents/General/Zebra%20Training/Coding%20-%20RTD_RunningInUserMode.pptx? d=w21c9578ff794ff387db07a106880274&csf=1&web=1&e=lpbnNC] to understand more about User mode implementation in RTD.</p> <p>For Testing side*: Ensure that we have test scenarios mentioned from slides 22->25 Coding RTD_RunningInUserMode.pptx.</p> <p>Follow slide 23 to ensure we have one test suite to check all trusted functions able to call from outside RTD drivers.</p> <p>Refer to the implementation example on FLS:* ARTD-15610</p> <p>Requirement source: RTD implementation (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Follow Coding RTD_RunningInUserMode.pptx</p>
ARTD-16466	New Feature	<p>[adc] All trusted functions should NOT defined as static or inline functions and should listed out in IM<*></p> <p>NewWorkDescription: There are some points that need to be checked in each modules:</p> <ol style="list-style-type: none"> 1. All trusted functions should NOT defined as static or inline functions*, so OS Application can be able to call them from outside RTD drivers. <p>Check in driver code all IP functions that needs to be called as trusted functions using macros Oslf_Trusted_Call[_Return] [1-6params].</p> <p>Ensure these functions are defined without "static" or "inline" keywords, so OS Application can use "extern" keyword to declare and call them outside RTD drivers.</p> <p>For example:</p> <p>a. Oslf_Trusted_Call1param(*Adc_Sar_ClrUserAccessAllowed*, pBase); Adc_Sar_ClrUserAccessAllowed() function should be defined without "static" or "inline" as: void Adc_Sar_ClrUserAccessAllowed(const ADC_Type const pBase) { CLR_USER_ACCESS_ALLOWED((uint32)pBase, SAR_ADC_PROT_MEM_U32); } b. Oslf_Trusted_Call_Return1param(*C40_Ip_SetLockProtect*, Fls_VirtualSector); C40_Ip_SetLockProtect() function should be defined without "static" or "inline" as: C40_Ip_StatusType C40_Ip_SetLockProtect(C40_Ip_VirtualSectorsType Fls_VirtualSector) { } }</p> <ol style="list-style-type: none"> 2. Create a new separate header file <lpName>_Ip_TrustedFunctions.h for each IPV has trusted functions, the AutosarOS just needs to include this new header file when user mode is used. <p>In <lpName>_Ip_TrustedFunctions.h: Declare all trusted functions with "extern" keyword like: extern void C40_Ip_SetLockProtect(C40_Ip_VirtualSectorsType Fls_VirtualSector); Include all header files contain the definition of all types which are used by parameters or return type of those trusted functions.</p> <ol style="list-style-type: none"> 3. All these trusted functions need to be configured in OS, so they must be clearly listed in the driver IM (chapter 5.7 User Mode Support) <p>List these functions follow guiding mentioned in slide 17 Coding RTD_RunningInUserMode.pptx</p> <p>All functions should be listed out in the table like:</p> <p>Function syntax Description Available via</p> <p>void C40_Ip_SetLockProtect(C40_Ip_VirtualSectorsType Fls_VirtualSector))Set lock bit for flash sectors C40_Ip_TrustedFunctions.h</p> <p>4. Subchapter ""User Mode configuration in AutosarOS"" needs to be added in IM: image-2021-08-19-09-26-20-823.png thumbnail!</p> <p>In order to add this subchapter, there are 2 files added in build_env: user_mode_support.dox, user_mode_config_in_autosar_os.dox (added on the ticket ARTD-15466).</p> <p>In module repository, each module needs to rename from user_mode_support*.dox to user_mode_config_in_module*.dox and also its title from ""User Mode support"" to ""User Mode configuration in the module"".</p> <p>Please refer the slide [Coding RTD_RunningInUserMode.pptx https://nxp1.sharepoint.com/p:/r/sites/Zebra/ Shared%20Documents/General/Zebra%20Training/Coding%20-%20RTD_RunningInUserMode.pptx? d=w21c9578ff794ff387db07a106880274&csf=1&web=1&e=lpbnNC] to understand more about User mode implementation in RTD.</p> <p>For Testing side*: Ensure that we have test scenarios mentioned from slides 22->25 Coding RTD_RunningInUserMode.pptx.</p> <p>Follow slide 23 to ensure we have one test suite to check all trusted functions able to call from outside RTD drivers.</p> <p>Refer to the implementation example on FLS:* ARTD-15610</p> <p>Requirement source: RTD implementation (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Follow Coding RTD_RunningInUserMode.pptx</p>
ARTD-16476	New Feature	<p>[icu] All trusted functions should NOT defined as static or inline functions and should listed out in IM<*></p> <p>NewWorkDescription: There are some points that need to be checked in each modules:</p> <ol style="list-style-type: none"> 1. All trusted functions should NOT defined as static or inline functions*, so OS Application can be able to call them from outside RTD drivers. <p>Check in driver code all IP functions that needs to be called as trusted functions using macros Oslf_Trusted_Call[_Return] [1-6params].</p>

ID	Subtype	Headline and Description
		<p>Ensure these functions are defined without "static" or "inline" keywords, so OS Application can use "extern" keyword to declare and call them outside RTD drivers.</p> <p>For example:</p> <p>a. <code>Oslf_Trusted_Call1param(*Adc_Sar_ClrUserAccessAllowed*, pBase);</code> <code>Adc_Sar_ClrUserAccessAllowed()</code> function should be defined without "static" or "inline" as: <code>void Adc_Sar_ClrUserAccessAllowed(const ADC_Type const pBase)</code> <pre>{ CLR_USER_ACCESS_ALLOWED((uint32)pBase, SAR_ADC_PROT_MEM_U32); }</pre></p> <p>b. <code>Oslf_Trusted_Call_Return1param(*C40_Ip_SetLockProtect*, Fls_VirtualSector);</code> <code>C40_Ip_SetLockProtect()</code> function should be defined without "static" or "inline" as: <code>C40_Ip_StatusType C40_Ip_SetLockProtect(C40_Ip_VirtualSectorsType Fls_VirtualSector)</code> <pre>{ }</pre></p> <p>2. Create a new separate header file <code><IpName>_Ip_TrustedFunctions.h</code> for each IPV has trusted functions, the AutosarOS just needs to include this new header file when user mode is used.</p> <p>In <code><IpName>_Ip_TrustedFunctions.h</code>:</p> <p>Declare all trusted functions with "extern" keyword like:</p> <pre>extern void C40_Ip_SetLockProtect(C40_Ip_VirtualSectorsType Fls_VirtualSector);</pre> <p>Include all header files contain the definition of all types which are used by parameters or return type of those trusted functions.</p> <p>3. All these trusted functions need to be configured in OS, so they must be clearly listed in the driver IM (chapter 5.7 User Mode Support)</p> <p>List these functions follow guiding mentioned in slide 17 Coding RTD_RunningInUserMode.pptx</p> <p>All functions should be listed out in the table like:</p> <p>Function syntax Description Available via</p> <pre>void C40_Ip_SetLockProtect(C40_Ip_VirtualSectorsType Fls_VirtualSector);</pre> <p>Set lock bit for flash sectors C40_Ip_TrustedFunctions.h</p> <p>4. Subchapter "User Mode configuration in AutosarOS" needs to be added in IM:</p> <p></p> <p>In order to add this subchapter, there are 2 files added in build_env: <code>user_mode_support.dox</code>, <code>user_mode_config_in_autosar_os.dox</code> (added on the ticket ARTD-15466).</p> <p>In module repository, each module needs to rename from <code>user_mode_support.dox</code> to <code>user_mode_config_in_module.dox</code> and also its title from "User Mode support" to "User Mode configuration in the module".</p> <p>Please refer the slide [Coding RTD_RunningInUserMode.pptx https://nxp1.sharepoint.com/p:/r/sites/Zebra/Shared%20Documents/General/Zebra%20Training/Coding%20-%20RTD_RunningInUserMode.pptx?d=w21c9578ff794ff387db07a106880274&csf=1&web=1&e=lpbnNC] to understand more about User mode implementation in RTD.</p> <p>For Testing side: Ensure that we have test scenarios mentioned from slides 22->25 Coding RTD_RunningInUserMode.pptx.</p> <p>Follow slide 23 to ensure we have one test suite to check all trusted functions able to call from outside RTD drivers.</p> <p>Refer to the implementation example on FLS: ARTD-15610</p> <p>Requirement source: RTD implementation (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Follow Coding RTD_RunningInUserMode.pptx</p>
ARTD-16477	New Feature	<p>[ocu] All trusted functions should NOT defined as static or inline functions and should listed out in IM<^></p> <p>NewWorkDescription:</p> <p>There are some points that need to be checked in each modules:</p> <p>1. All trusted functions should NOT defined as static or inline functions", so OS Application can be able to call them from outside RTD drivers.</p> <p>Check in driver code all IP functions that needs to be called as trusted functions using macros <code>Oslf_Trusted_Call _Return </code> [1-6params].</p> <p>Ensure these functions are defined without "static" or "inline" keywords, so OS Application can use "extern" keyword to declare and call them outside RTD drivers.</p> <p>For example:</p> <p>a. <code>Oslf_Trusted_Call1param(*Adc_Sar_ClrUserAccessAllowed*, pBase);</code> <code>Adc_Sar_ClrUserAccessAllowed()</code> function should be defined without "static" or "inline" as: <code>void Adc_Sar_ClrUserAccessAllowed(const ADC_Type const pBase)</code> <pre>{ CLR_USER_ACCESS_ALLOWED((uint32)pBase, SAR_ADC_PROT_MEM_U32); }</pre></p> <p>b. <code>Oslf_Trusted_Call_Return1param(*C40_Ip_SetLockProtect*, Fls_VirtualSector);</code> <code>C40_Ip_SetLockProtect()</code> function should be defined without "static" or "inline" as: <code>C40_Ip_StatusType C40_Ip_SetLockProtect(C40_Ip_VirtualSectorsType Fls_VirtualSector)</code> <pre>{ }</pre></p> <p>2. Create a new separate header file <code><IpName>_Ip_TrustedFunctions.h</code> for each IPV has trusted functions, the AutosarOS just needs to include this new header file when user mode is used.</p> <p>In <code><IpName>_Ip_TrustedFunctions.h</code>:</p> <p>Declare all trusted functions with "extern" keyword like:</p> <pre>extern void C40_Ip_SetLockProtect(C40_Ip_VirtualSectorsType Fls_VirtualSector);</pre> <p>Include all header files contain the definition of all types which are used by parameters or return type of those trusted functions.</p> <p>3. All these trusted functions need to be configured in OS, so they must be clearly listed in the driver IM (chapter 5.7 User Mode Support)</p> <p>List these functions follow guiding mentioned in slide 17 Coding RTD_RunningInUserMode.pptx</p> <p>All functions should be listed out in the table like:</p> <p>Function syntax Description Available via</p> <pre>void C40_Ip_SetLockProtect(C40_Ip_VirtualSectorsType Fls_VirtualSector);</pre> <p>Set lock bit for flash sectors C40_Ip_TrustedFunctions.h</p> <p>4. Subchapter "User Mode configuration in AutosarOS" needs to be added in IM:</p> <p></p> <p>In order to add this subchapter, there are 2 files added in build_env: <code>user_mode_support.dox</code>, <code>user_mode_config_in_autosar_os.dox</code> (added on the ticket ARTD-15466).</p>

ID	Subtype	Headline and Description
		<p>In module repository, each module needs to rename from user_mode_support*.dox to user_mode_config_in_module*.dox and also its title from ""User Mode support"" to ""User Mode configuration in the module"".</p> <p>Please refer the slide [Coding RTD_RunningInUserMode.pptx](https://nxp1.sharepoint.com/p:/r/sites/Zebra/Shared%20Documents/General/Zebra%20Training/Coding%20-%20RTD_RunningInUserMode.pptx?d=w21c9578ff794ff387db07a106880274&csf=1&web=1&e=lpbnNC) to understand more about User mode implementation in RTD.</p> <p>For Testing side*: Ensure that we have test scenarios mentioned from slides 22->25 Coding RTD_RunningInUserMode.pptx.</p> <p>Follow slide 23 to ensure we have one test suite to check all trusted functions able to call from outside RTD drivers.</p> <p>Refer to the implementation example on FLS:* ARTD-15610</p> <p>Requirement source: RTD implementation (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Follow Coding RTD_RunningInUserMode.pptx</p>
ARTD-16479	New Feature	<p>[qd] All trusted functions should NOT defined as static or inline functions and should listed out in IM<*></p> <p>NewWorkDescription:</p> <p>There are some points that need to be checked in each modules:</p> <ol style="list-style-type: none"> 1. All trusted functions should NOT defined as static or inline functions*, so OS Application can be able to call them from outside RTD drivers. <p>Check in driver code all IP functions that needs to be called as trusted functions using macros <code>OsIf_Trusted_Call[_Return]</code> [1-6params].</p> <p>Ensure these functions are defined without "static" or "inline" keywords, so OS Application can use "extern" keyword to declare and call them outside RTD drivers.</p> <p>For example:</p> <p>a. <code>OsIf_Trusted_Call1param(*Adc_Sar_ClrUserAccessAllowed*, pBase);</code> <code>Adc_Sar_ClrUserAccessAllowed()</code> function should be defined without "static" or "inline" as: <code>void Adc_Sar_ClrUserAccessAllowed(const ADC_Type const pBase)</code> <pre> { CLR_USER_ACCESS_ALLOWED((uint32)pBase, SAR_ADC_PROT_MEM_U32); } </pre> </p> <p>b. <code>OsIf_Trusted_Call_Return1param(*C40_Ip_SetLockProtect*, Fls_VirtualSector);</code> <code>C40_Ip_SetLockProtect()</code> function should be defined without "static" or "inline" as: <code>C40_Ip_StatusType C40_Ip_SetLockProtect(C40_Ip_VirtualSectorsType Fls_VirtualSector)</code> <pre> { } </pre> </p> <ol style="list-style-type: none"> 2. Create a new separate header file <lpName>_Ip_TrustedFunctions.h for each IPV has trusted functions, the AutosarOS just needs to include this new header file when user mode is used. <p>In <lpName>_Ip_TrustedFunctions.h:</p> <p>Declare all trusted functions with "extern" keyword like:</p> <pre>extern void C40_Ip_SetLockProtect(C40_Ip_VirtualSectorsType Fls_VirtualSector);</pre> <p>Include all header files contain the definition of all types which are used by parameters or return type of those trusted functions.</p> <ol style="list-style-type: none"> 3. All these trusted functions need to be configured in OS, so they must be clearly listed in the driver IM (chapter 5.7 User Mode Support) <p>List these functions follow guiding mentioned in slide 17 Coding RTD_RunningInUserMode.pptx</p> <p>All functions should be listed out in the table like:</p> <p>Function syntax Description Available via</p> <pre>void C40_Ip_SetLockProtect(C40_Ip_VirtualSectorsType Fls_VirtualSector)Set lock bit for flash sectors C40_Ip_TrustedFunctions.h</pre> <ol style="list-style-type: none"> 4. Subchapter ""User Mode configuration in AutosarOS"" needs to be added in IM: <p>!image-2021-08-19-09-26-20-823.png thumbnail!</p> <p>In order to add this subchapter, there are 2 files added in build_env: user_mode_support.dox, user_mode_config_in_autosar_os.dox (added on the ticket ARTD-15466).</p> <p>In module repository, each module needs to rename from user_mode_support*.dox to user_mode_config_in_module*.dox and also its title from ""User Mode support"" to ""User Mode configuration in the module"".</p> <p>Please refer the slide [Coding RTD_RunningInUserMode.pptx](https://nxp1.sharepoint.com/p:/r/sites/Zebra/Shared%20Documents/General/Zebra%20Training/Coding%20-%20RTD_RunningInUserMode.pptx?d=w21c9578ff794ff387db07a106880274&csf=1&web=1&e=lpbnNC) to understand more about User mode implementation in RTD.</p> <p>For Testing side*: Ensure that we have test scenarios mentioned from slides 22->25 Coding RTD_RunningInUserMode.pptx.</p> <p>Follow slide 23 to ensure we have one test suite to check all trusted functions able to call from outside RTD drivers.</p> <p>Refer to the implementation example on FLS:* ARTD-15610</p> <p>Requirement source: RTD implementation (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Follow Coding RTD_RunningInUserMode.pptx</p>
ARTD-16491	Bug	<p>[Spi] On DS can generate LPSPI_TCR_CONT(1) even though SpiCsSelection is disabled<*></p> <p>Detailed description (how to reproduce it):</p> <p>On DS can generate LPSPI_TCR_CONT(1) even though SpiCsSelection is disabled</p> <p>Preconditions:</p> <ul style="list-style-type: none"> SpiCsContinous is True SpiCsSelection is disable <p>Code generate LPSPI_TCR_CONT(1)</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>NA</p> <p>Observed behavior:</p> <p>NA</p> <p>Expected behavior:</p> <p>NA</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>NA</p>

ID	Subtype	Headline and Description
ARTD-16516	Bug	<p>[FLS][S32K3XX] Fls_CheckLoadAc condition-check is missing in case Multiple Sectors configured<*></p> <p>Detailed description (how to reproduce it): During check ccov test hardfault , it showed: Due to LDRA build characteristic: It required to make an custom linker to build acc_code_rom to map to a sector at BLOCK_3, this make sure to test could run with access_code_load to Ram feature without Read-While-Write due to auxiliary files was generated (and mapped to code sectors of Block1) If configures Multiple sector (02 sectors in test case) in boundary location(from BLOCK2_SECTOR_383 the ending sector of Block2): driver shall check the next sector (BLOCK3_SECTOR_384) is satisfied CheckLoadAc() condition and implement load access-code to RAM section, but now, it doesn't. Preconditions: LDRA build run test. Test Case ID (internal TC that caught the defect) optional: Fls_TC_FCT_1000 Observed behavior: hardfault occur due to Read-While-Write condition. Expected behavior: CheckLoadAC shall be ensure such in case multiple sectors configured , especially in Boundary configured use-case (sector from Block1 to Block2, Block2 to Block3, ...) as long as sector to test stays on the same block of AccessCode. Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: NA</p>
ARTD-16525	Bug	<p>[ADC] Need to add constraint when AdcConvTimeOnce is enable and container AdcNormalConvTimings is disable<*></p> <p>Detailed description (how to reproduce it): Need to add constraint when AdcConvTimeOnce is enable and container AdcNormalConvTimings is disable Preconditions: AdcConvTimeOnce is enable Tab Hw unit container AdcNormalConvTimings is disable More detail in attachment Test Case ID (internal TC that caught the defect) optional: Adc_TC_FCT_0001-Adc_TS_009 Observed behavior: AdcConvTimeOnce is enable container AdcNormalConvTimings is disable => Real status: generate pass Expected behavior: Generate fail beacause in this case users can not configure sample time value and what the values in sample time register after calling Adc_Init Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: N/A</p>
ARTD-16572	New Feature	<p>[S32CT][ECPD] Create a "literals" option for enumerations represented by dynamic_enums</p> <p>„NewWorkDescription: Create a ""literals"" option for enumerations represented by dynamic_enums. If it exists, then the values for the ECUC-ENUMERATION-LITERAL-DEF nodes will be taken from this option. Otherwise, the values will be taken from the ""items"" expression of the dynamic_enum. This option represents a list of ""fallback"" values. Update the following presentation: https://nxp1.sharepoint.com/:p/r/sites/Zebra/Shared%20Documents/Configuration%20(code,%20DS,%20EB,%20etc)/NXP_RTD_AUTOSAR_S32CT_V2.pptx? Requirement source: N/A (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: Update generateEcpd.js to implement the described behaviour.</p>
ARTD-16644	Bug	<p>[icu] [S32K1XX] [EBT] OsApplicationCoreRef and OsAppEcucPartitionRef shall be accessed as parameters<*></p> <p>Note: This issue is only affecting EBT configuration and source files! Detailed description (how to reproduce it): Our OS stub configuration defined OsAppEcucPartitionRef and OsApplicationCoreRef as lists, but the AUTOSAR specification defines them as optional parameters. We fixed this in the OS module, but now all the other modules that depend on OS to implement multicore features are affected. Preconditions: Create a multicore configuration. Test Case ID (internal TC that caught the defect) optional: N/A Observed behavior: OsAppEcucPartitionRef and OsApplicationCoreRef are accessed as lists. As a result, the configuration and generation are failing. Expected behavior: OsAppEcucPartitionRef and OsApplicationCoreRef are accessed as parameters. As a result, the configuration and generation are successful. Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: # Replace all occurrences of {code}OsApplicationCoreRef/*[1] with {code}OsApplicationCoreRef # Replace all occurrences of {code}OsAppEcucPartitionRef/*[1] with {code}OsAppEcucPartitionRef Warning: Do not forget to adjust relative paths if needed (e.g. in SELECT-expressions).</p>

ID	Subtype	Headline and Description
ARTD-16724	Bug	<p>[ADC] Not return warning error when DMA channel be shared among configurations<*></p> <p>Detailed description (how to reproduce it): When using the same DMA channel for configurations, it does not give an error warning. Configure ADC module select DMA channel (node: AdcDmaChannelId): dmaLogicChannel_Type_0 Configure CTU FIFO select DMA channel (Node: BctuFifoDmaChannelId): dmaLogicChannel_Type_0 Preconditions: Use EB Tresos. Test Case ID (internal TC that caught the defect) optional: Adc_TC_FCT_0701 of Adc_TS_012_cfgdma Observed behavior: When using the same DMA channel for configurations, it does not give an error warning Expected behavior: When using the same DMA channel for configurations, it does give an error warning Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>
ARTD-16728	Bug	<p>[ADC] There is some information that does not match EB and S32CT when comparing code generation<*></p> <p>Detailed description (how to reproduce it): Step 1: clean generate Adc_TS_COT_001 for EB and Adc_TS_COT_101_CT for CT Step 2: Compare include folder and src folder of S32CT with EB Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: [...] Observed behavior: There is some information that does not match EB and S32CT when comparing code generation. Detail in share point link: [https://nxp1.sharepoint.com/sites/Zebra/Shared%20Documents/Forms/AllItems.aspx?RootFolder=%2Fsites%2FZebra%2FShared%20Documents%2FGroup%204%2FEBvsS32CT%2FADC] File: "Compare Config S32CT and EB Tresos_EPC_S32K3xx.xlsx" Expected behavior: EB and S32CT need to generate the same file. Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>
ARTD-16805	Bug	<p>[LIN][LPUART] Report LIN_ERR_HEADER to LinIf when a frame error occurs in the header part of the frame<*></p> <p>Detailed description (how to reproduce it): Driver is missing LIN_ERR_HEADER report to LinIf when a frame error occurs in the header part of the frame Preconditions: NA Test Case ID (internal TC that caught the defect) optional: NA Observed behavior: NA Expected behavior: NA Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: NA</p>
ARTD-16814	Bug	<p>[UART] Remove duplicate callback name if user configured with same name<*></p> <p>Detailed description (how to reproduce it): If user config 1 callback name for 2 or more channel of Uart, duplicate name will happen  Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: [...] Observed behavior: [...] Expected behavior: Remove duplicate callback name if user configured with same name Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>
ARTD-16845	Bug	<p>[LIN] Failure at generating on S32DS for K1XX<*></p> <p>Detailed description (how to reproduce it): Open S32DS and error log(see attached file)  Preconditions: N/A Test Case ID (internal TC that caught the defect) optional:</p>

ID	Subtype	Headline and Description
		<p>N/A</p> <p>Observed behavior: Can not generate code on S32DS due to LIN module</p> <p>Expected behavior: Can generate code on S32DS</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-16875	Bug	<p>[ADC] Hard fault error when calling <code>Adc_SetClockMode(ADC_ALTERNATE)</code> with <code>AdcEnableDualClockMode</code> is enable and <code>AdcAlternateConvTimings</code> is disable<*></p> <p>Detailed description (how to reproduce it): Hard fault error when calling <code>Adc_SetClockMode(ADC_ALTERNATE)</code> with <code>AdcEnableDualClockMode</code> is enable and <code>AdcAlternateConvTimings</code> is disable</p> <p>Preconditions: <code>AdcEnableDualClockMode</code> is enable Tab hw unit container <code>AdcAlternateConvTimings</code> is disable</p> <p>Case 1: <code>AdcConvTimeOnce</code> is enable (<code>Adc_TS_008</code>) Case 2: <code>AdcConvTimeOnce</code> is disable (<code>Adc_TS_009</code>)</p> <p>More detail in attachment Test Case ID (internal TC that caught the defect) optional: <code>Adc_TC_FCT_0002 Adc_TS_008</code> <code>Adc_TC_FCT_0001 Adc_TS_009</code></p> <p>Observed behavior: Calling <code>Adc_SetClockMode(ADC_ALTERNATE)</code> > Real status: Hard fault error in all 2 cases</p> <p>Expected behavior: no hard fault error</p> <p>Case 1: <code>AdcConvTimeOnce</code> is enable > calling <code>Adc_SetClockMode(ADC_ALTERNATE)</code> return <code>e_not_ok</code> or add constraint between <code>AdcEnableDualClockMode</code> and container <code>AdcAlternateConvTimings</code> (<code>Adc_ts_008</code>) Case 2: <code>AdcConvTimeOnce</code> is disable > calling <code>Adc_SetClockMode(ADC_ALTERNATE)</code> return ok because configure in group tab (<code>Adc_ts_009</code>)</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-16880	Bug	<p>[S32K3 RTM] FLS: Missing fls user mode check when defined <code>MCAL_ENABLE_USER_MODE_SUPPORT</code><*></p> <p>Detailed description (how to reproduce it): 1. enable fls user mode and not define <code>MCAL_ENABLE_USER_MODE_SUPPORT</code> 2. disable fls user mode and define <code>MCAL_ENABLE_USER_MODE_SUPPORT</code></p> <p>No error generated in both case.</p> <p>Observed behavior: No error generated in both above case.</p> <p>Expected behavior: An error will generated in both above case.</p> <p>Proposed solution optional: [...]</p>
ARTD-16926	Bug	<p>[RTD_4.4_S32K3x_1.0.0] Warning "Invalid project path: Missing project folder or file: \...\include for Source path" displayed after detach RTD for NPW project</p> <p>"" Install S32DS 3.4 SP2.EAR1 release and S32K3XX_RT_4.4_RTM_1_0_0_DS_updatesite_2109_RC4.zip</p> <p>Test Case: # Create NPW for S32K3XX enable RTD 1.0.0 # Select project > SDKs > Detach RTD 1.0.0 # Check Problem view</p> <p>Observed behavior: There is a warning message displayed: ""*_Invalid project path: Missing project folder or file: \{project_name}\include for Source path*"" after detach RTD 1.0.0</p> <p>Expected behavior: No warning message displayed</p>
ARTD-17012	New Feature	<p>[FLS] Update <code>Fls_DataAddressType</code> to fix Misra 11.6<*></p> <p>NewWorkDescription: Fix Misra 11.6 "A cast should not be performed between pointer to void and an arithmetic type."</p> <p>Requirement source: Misra 2012 (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Update <code>Fls_DataAddressType</code> to <code>uint32</code> to avoid conversions from pointer to void to <code>uint32</code>.</p>
ARTD-17116	Bug	<p>[FLS] <code>FlsCallCycle</code> parameter is 0 and cannot be configured<*></p> <p>Detailed description (how to reproduce it): <code>FlsCallCycle</code> parameter is 0 and cannot be configured. This parameter is used by FLS driver in <code>bswmd</code> file (<code>eclipse\plugins\Fls_TS_T40D11M20I0R0\generate_swcd\swcd\Fls_Bswmd.xml</code>) as follows: <PERIOD>[!IF "node:exists(FlsConfigSet/FlsCallCycle)"!][!FlsConfigSet/FlsCallCycle"!][!ELSE!][0!ENDIF!]</PERIOD></p>

ID	Subtype	Headline and Description
		<p>As a result the generated value for Fls main function PERIOD in bswmd file is always 0 and this results in error in Autosar RTE as 0 is not a valid period of main function.</p> <p>Preconditions: FLS driver used together with Autosar RTE Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: Not able to generate Autosar RTE because the Fls main function period in bswmd file is 0</p> <p>Expected behavior: To be able to generate Autosar RTE (period is not 0 in bswmd file)</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Make the FlsCallCycle parameter configurable by these changes in Fls.xdm file: original FlsCallCycle definition: <pre><v:var name="FlsCallCycle" type="FLOAT_LABEL"> <a:a name="LABEL" value="Fls Call Cycle"/> <a:a name="DESC"></pre> <pre>.... Cycle time of calls of the flash driver main function
Note:
Not supported by the driver. </a:a> <a:da name="DEFAULT" value="0.0"/> <a:da name="READONLY" value="true"/> </v:var></pre> <p>Fixed definition (modified type of parameter from FLOAT_LABEL to FLOAT, modified DESC field to remove note that not supported by driver, modified default value from 0 to 0.01 and removed READONLY attribute): <pre><v:var name="FlsCallCycle" type="FLOAT"> <a:a name="LABEL" value="Fls Call Cycle"/> <a:a name="DESC"></pre> <pre>.... Cycle time of calls of the flash driver main function
 </a:a> <a:da name="DEFAULT" value="0.01"/> </v:var></pre> <p>Find attached the updated Fls.xdm file.</p> </p></p>
ARTD-17128	Bug	<p>[CAN] initial segments generated by auto calculation baudrate in FlexCAN_lp_PbCfg.c is not same with the ones in HLD<*></p> <p>Detailed description (how to reproduce it): with input parameters: Can_CLK = 24Mhz and !image-2021-09-24-18-32-47-140.png! segments generated in IPL (FlexCAN_lp_PbCfg.c) !image-2021-09-24-18-34-19-636.png! segments generated in HLD (Can_PbCfg.c) !image-2021-09-24-18-34-54-919.png! => NOT identical, so after Can_Init called, segments generated by IP used => not works need to check for S32CT code also.</p> <p>Preconditions: NA Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: segments generated by HLD and IP are not identical</p> <p>Expected behavior: segments generated by HLD and IP are identical</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-17307	Bug	<p>[S32DS] There are many Semantic errors message raised by S32DS but they are already defined in the project<*></p> <p>Detailed description (how to reproduce it): There are many Semantic errors message raised by S32DS but they are already defined in the project and the project still build successful. This kind of error will be only appeared in almost of files after open them. They are not raised if the source files are not opened. This problem is appeared on all RTD releases, can check this problem on Examples project. !image-2021-09-27-14-22-49-376.png!</p> <p>Preconditions: The problem can be also reproduced on S32K3: Install the packages: S32 Design Studio 3.4 Service pack 2 with S32K3xx development package build 210923 [LINK]https://nxp1.sharepoint.com/sites/freeshareprivate/S32DSproject/Lists/Builds/DispForm.aspx?ID=1744 RTD S32K3XX RTM100 update side Open example: Can_example_S32K344 Generate code by press "Update code" button on GUI of peripheral tool Build project Open some source files in "RTD" and "board" folders in the project on S32DS GUI</p>

ID	Subtype	Headline and Description
		<p>Test Case ID (internal TC that caught the defect) optional: Examples project Observed behavior: Semantic errors appears but they are already defined in other files and the project still build successfully Expected behavior: There is no Semantic errors Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: NA</p>
ARTD-17198	Bug	<p>[SPI] SPI_EXCLUSIVE_AREA_02 is missing in bswmd file<*></p> <p>Detailed description (how to reproduce it): SPI_EXCLUSIVE_AREA_02 is not assigned to any function in bswmd file. This results in compiler error as this exclusive area is not generated by Autosar RTE. Preconditions: Spi driver used with Autosar RTE Test Case ID (internal TC that caught the defect) optional: N/A Observed behavior: Exclusive areas 02 is not generated by Autosar RTE Expected behavior: Exclusive areas 02 is generated by Autosar RTE Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: Update the exclusive_areas_to_be_defined_in_bsw_scheduler.dox to map the exclusive areas to a function which is generated into bswmd file.</p>
ARTD-17279	Bug	<p>[BASE] No need to declare trusted functions in Oslf_Timer_Systick_TrustedFunctions.h when AutosarOS used<*></p> <p>Detailed description (how to reproduce it): When AutosarOS used, the functions Oslf_GetCounter() and Oslf_GetElapsed() will call corresponding to GetCounterValue() and GetElapsedValue() in Os.h if enable OslfUseSystemTimer. So, the functions Oslf_Timer_System_Internal_Init(), Oslf_Timer_System_Internal_GetCounter() and Oslf_Timer_System_Internal_GetElapsed() will only called when using OS_FREERTOS or OS_BAREMETAL. AutosarOS will not called these functions. So Oslf_Timer_Systick_TrustedFunctions.h file can be removed.</p> <p>Preconditions: NA Test Case ID (internal TC that caught the defect) optional: NA Observed behavior: In Oslf_Timer_System.c: the functions Oslf_Timer_System_Internal_Init(), Oslf_Timer_System_Internal_GetCounter() and Oslf_Timer_System_Internal_GetElapsed() are not called when AutosarOS is used (USING_OS_AUTOSAROS defined). Expected behavior: NA Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: Remove Oslf_Timer_Systick_TrustedFunctions.h and update the subchapter User mode in IM</p>
ARTD-17352	Bug	<p>[LIN] Driver and requirement are inconsistent<*></p> <p>Detailed description (how to reproduce it): Driver and requirement are incompatible as below: No Function name Remark *_Solution 1 void Flexio_Lin_Ip_GotoldleState(const uint8 Channel); Different name "Reqexport.txt" : "Flexio_Lin_Ip_GoToldleState" ".h " file : "Flexio_Lin_Ip_GotoldleState" Change from Flexio_Lin_Ip_GotoldleState to Flexio_Lin_Ip_GoToldleState 2 void Lin_GetVersionInfo (Std_VersionInfoType VersionInfo); Different name "Reqexport.txt" : "versioninfo" ".h " file : "VersionInfo" The parameter in Lin_GetVersionInfo function need to be updated from VersionInfo to versioninfo. 3 void Lpuart_Lin_Ip_GotoldleState(const uint8 Instance); Different name "Reqexport.txt" : "Lpuart_Lin_Ip_GoToldleState" ".h " file : "Lpuart_Lin_Ip_GotoldleState" Change from Lpuart_Lin_Ip_GotoldleState to Lpuart_Lin_Ip_GoToldleState 4 void Lpuart_Lin_Ip_TimerExpiredService(uint8 Instance); Lacking const "Reqexport.txt" : "(const uint8 Instance);" ".h " file : "(uint8 Instance);" The Instance parameter type in Lpuart_Lin_Ip_TimerExpiredService function should be changed to const. Preconditions: NA Test Case ID (internal TC that caught the defect) optional: NA Observed behavior: Driver and requirement are inconsistent Expected behavior: Driver and requirement are consistent Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: NA</p>

ID	Subtype	Headline and Description
ARTD-17515	New Feature	<p>[RESOURCE] Requirement CPR_RTD_00220.resource has changed to non-traceable<*></p> <p>NewWorkDescription: CPR_RTD_00220.resource has changed to non-traceable, so "@implement ResourceSubderivative_Object" in Resource.xdm should be removed. Requirement source: cPRT (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: NA</p>
ARTD-17575	New Feature	<p>[BUILD_ENV] Update compiler options<*></p> <p>NewWorkDescription: There are some points conflict and needs to update after review and compare compiler option between SOW with S32DS in the ticket ** ARTD-16608 # For GHS: !image-2021-10-06-18-58-23-983.png! Option "-nostartfiles" is an linker option. It also mentioned in GHS document: !image-2021-10-06-18-44-13-702.png! So, this option should be moved from Compiler section to Linker section in excel file [LINK]https://nxp1.sharepoint.com/:x:/t/sites/Zebra/Shared%20Documents/Tools%20(built,%20misra,%20vsmd,%20etc)/Compilers/RTD_Compiler_Options.xlsx?d=wc54fd4ed62b4036b28bba16838efb73&csf=1&web=1&e=qdKitI 2. For IAR: !image-2021-10-06-18-57-39-415.png! The define "-DEU_DISABLE_ANSILIB_CALLS" is only used in EUnit.c for testing and not used in our driver code. So it should be removed from our compiler option and move to EUnit. Option "-c" is described in excel file but it is not exist on IAR compiler. So, this option should be removed. !image-2021-10-06-18-56-53-569.png! For more detail please check in email attached. Requirement source: NA (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: NA</p>
ARTD-17736	Bug	<p>[FLS] Qspi_lp_Read function checks error callout for NULL_PTR instead of ECC callout<*></p> <p>Detailed description (how to reproduce it): Source code : Qspi_lp.c Function : Qspi_lp_Read There is a process to call eccCheckCallout on line 1168, but line 1166 checks whether errorCheckCallout is NULL_PTR. We believe that it is necessary to check eccCheckCallout. / Call user callout, if available, to check ecc status / if ((STATUS_QSPI_IP_SUCCESS == status) && (NULL_PTR != state->configuration->errorCheckCallout)) { status = state->configuration->eccCheckCallout(instance, crtAddress, chunkSize); } Preconditions: N/A Test Case ID (internal TC that caught the defect) optional: N/A Observed behavior: errorCheckCallout is checked if it is NULL_PTR Expected behavior: eccCheckCallout shall be checked if it is NULL_PTR Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: Replace the check for NULL_PTR as follows (errorCheckCallout modified to eccCheckCallout): / Call user callout, if available, to check ecc status / if ((STATUS_QSPI_IP_SUCCESS == status) && (NULL_PTR != state->configuration->eccCheckCallout)) { status = state->configuration->eccCheckCallout(instance, crtAddress, chunkSize); } }</p>
ARTD-17766	New Feature	<p>[Wdg] Replace Swt_lp_FeatureDefine.h with resource symbols and generate in CfgDefines.h<*></p> <p>NewWorkDescription: [Wdg] Replace Swt_lp_FeatureDefine.h with resource symbols and generate in CfgDefines.h Requirement source: Internal refactoring Proposed solution optional: [Wdg] Replace Swt_lp_FeatureDefine.h with resource symbols and generate in CfgDefines.h</p>
ARTD-17812	Bug	<p>[Adc] MISRA Rule 8.5 Symbol "Adc_Sar_x_Isr" is declared more than once.</p> <p>„Detailed description (how to reproduce it): Symbol ""Adc_Sar_x_Isr"" is declared more than once. Preconditions: NA Test Case ID (internal TC that caught the defect) optional:</p>

ID	Subtype	Headline and Description
		<p>NA</p> <p>Observed behavior:</p> <p>Symbol ""Adc_Sar_x_Isr"" is declared more than once.</p> <p>Expected behavior:</p> <p>Violation is fixed</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p>
ARTD-17838	New Feature	<p>[LIN] - Ecum_Externals.h must be optionally included in driver<*></p> <p>_NewWorkDescription:</p> <p>Ecum_Externals.h shall be optionally included in driver due to 8.6.2 Optional Interfaces chapter in ASR LIN standard.</p> <p>Requirement source:</p> <p>ASR SWS</p> <p>Proposed solution optional:</p> <p>Add a macro to guard the types and inclusion of this header.</p>
ARTD-17933	Bug	<p>[I2c] Cannot migrate EB tresos configuration to CT configuration because note slave address<*></p> <p>Detailed description (how to reproduce it):</p> <p>[...]</p> <p>I converted example from EB to CT.</p> <p>I import i2c.epc file to CT.</p> <p>Open peripheral tool in S32DS.</p> <p>Have error CDD_i2c component.</p> <p>I saw that the node error belong to Ip layer.</p> <p>It should not add in HLD CDD_i2c component.</p> <p>!image-2021-10-18-16-59-18-790.png!</p> <p>Preconditions:</p> <p>[...]</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>[...]</p> <p>Observed behavior:</p> <p>[...]</p> <p>Expected behavior:</p> <p>[...]</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>[...]</p> <p>Remove node slave address on CT configuration</p>
ARTD-17951	Bug	<p>[ADC] Unused ISR code when interrupts are disabled in HLD configurator AdcInterrupt tab<*></p> <p>Detailed description (how to reproduce it):</p> <p>At IPL for all IPs, ISRs are not removed at precompiled, even if interrupts are not being configured.</p> <p>Preconditions:</p> <p>None.</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>[...]</p> <p>Observed behavior:</p> <p>ISR code is always compiled.</p> <p>Expected behavior:</p> <p>ISR code not present when corresponding interrupts are not configured.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>[...]</p>
ARTD-17988	New Feature	<p>[BASE] Use linkerFile tag instead of resourceFile tag in itm file for IAR profile<*></p> <p>NewWorkDescription:</p> <p>IAR profile setting in itm file should update according to the advice from S32DS team mentioned in the ticket S32DS-24032.</p> <p>For option 'incPaths' tag, 'configId' attribute should be removed.</p> <p>For linker file configuration, linkerFile tag should be used instead of resourceFile tag.</p> <p>So, for Debug_RAM profile, no need to duplicate the options 'incPaths' and 'icfFile'.</p> <p>Requirement source:</p> <p>NA</p> <p>(e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional:</p> <p>NA</p>
ARTD-18055	Bug	<p>[MCU] Wrong diagram in clock configuration tool of S32DS V3.4<*></p> <p>Detailed description (how to reproduce it):</p> <p>The S32K1's PCC has a clock gate function for peripherals. However, there is no clock gate at the output of the clock selector in the PCC.</p> <p>For example, in the case of FTM, PCC_FLEXTMRn[CGC] can be used to set the gating of the FTM system clock. I can also select a clock with PCC_FLEXTMRn[PCS], but this clock cannot be gated.</p> <p>However, in the Clocks Diagram on ConfigTools, the clock gate is attached to the output of the clock selector in PCC. Please refer to the image below:</p> <p>!image-2021-10-21-15-11-51-604.png!</p>

ID	Subtype	Headline and Description
		<p>Preconditions: N/A Test Case ID (internal TC that caught the defect) optional: N/A Observed behavior: Clocks Diagram on ConfigTools is not correct Expected behavior: Clocks Diagram on ConfigTools should be correct Note:* in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: N/A</p>
ARTD-18759	Bug	<p>[CAN] Timestamp name does not match R41's RM<*></p> <p>Detailed description (how to reproduce it): Create S32R41 project for CAN testing:</p> <p>Preconditions: N/A Test Case ID (internal TC that caught the defect) optional: N/A Observed behavior: !image-2021-10-26-15-39-45-435.png! Expected behavior: Timestamp name should be re-checked for PFE !image-2021-10-26-15-39-19-914.png! Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: N/A</p>
ARTD-18833	New Feature	<p>[BASE] Split ASM_KEYWORD into volatile and non-volatile<*></p> <p>NewWorkDescription: Split ASM_KEYWORD into volatile and non-volatile in order to avoid compiler warnings related to volatile asm statements used out of functions. Requirement source: N/A (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: Split ASM_KEYWORD into volatile and non-volatile.</p>
ARTD-18949	Bug	<p>[SPI] Function parameter of Spi_SetupEB was not following the requirement and autosar specs<*></p> <p>Detailed description (how to reproduce it): The function declaring of Spi_SetupEB was not following the requirement and autosar specs</p> <p>Preconditions: NA Test Case ID (internal TC that caught the defect) optional: NA Observed behavior: Std_ReturnType Spi_SetupEB (Spi_ChannelType Channel, Spi_DataBufferType SrcDataBufferPtr, Spi_DataBufferType DesDataBufferPtr, Spi_NumberOfDataType Length) Expected behavior: Std_ReturnType Spi_SetupEB (Spi_ChannelType Channel, const Spi_DataBufferType SrcDataBufferPtr, Spi_DataBufferType DesDataBufferPtr, Spi_NumberOfDataType Length) Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: Change Spi_SetupEB to follow requirement and autosar specs</p>
ARTD-18978	Bug	<p>[ADC] BCTU and CTU Ip includes Det.h<*></p> <p>Detailed description (how to reproduce it): BCTU and CTU Ip includes Det.h in Bctu_Ip_PBcfg.c and Ctu_Ip_PBcfg.c generated from EBT or S32CT Adc_Ipw_Irq.c included Det.h to checking spurious interrupt. But there is no Det need to be reported here because of Rationale: The DEM or DET callback is long in its full implementation, delaying the ISR. Currently, Adc report all DET error at HLD layer Preconditions: N.A. Observed behavior: BCTU and CTU Ip includes Det.h in Bctu_Ip_PBcfg.c and Ctu_Ip_PBcfg.c generated from EBT or S32CT Expected behavior: BCTU and CTU Ip must not have dependency on Det.h</p>

ID	Subtype	Headline and Description
		Consider remove Det.h also in Adc_Ipw_Irq.c Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: N.A.
ARTD-19020	New Feature	[ETH][ENET] Improve zero-copy operating mode<*> NewWorkDescription: Improve zero-copy operating mode Requirement source: Internal driver requirements (GMAC_IP_001) (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: Add compiler-time switches EthCtrlAllocateTxDataBuffers and EthCtrlAllocateRxDataBuffers to avoid extraneous memory consumption when the application provides its own buffers. Add examples of usage in the documentation.
ARTD-19035	Bug	[EEP] Eep_Cancel function gets trapped with async write job in HS200 and HS400 mode<*> Detailed description (how to reproduce it): Eep_Cancel get trapped when canceling an in-progress Async Write job Preconditions: N/A Test Case ID (internal TC that caught the defect) optional: Eep_TC_FCT_0006 from Eep_TS_101.mak (cfg 12: SD_IP_DATABUSWIDTH_8BIT_DDR HS400 mode) Observed behavior: Program get trapped in the while loop of *uSDHC_Ip_Abort when Eep_Cancel is called. INT_STATUS[TC] and INT_STATUS[TC] never set Data line is always busy The pending bit of ISR(uSDHC0_Isr) in NVIC is set The issue happens when run through the *SchM_Enter_Eep_EEP_EXCLUSIVE_AREA_06 in *Eep_Cancel (line 1153) Currently it calls the function SuspendAllInterrupts() to set PRIMASK = 1: raise execution priority to 0 #define SuspendAllInterrupts() ASM_KEYWORD(" cpsid i") This action might interfere to the ISR(uSDHC0_Isr) Expected behavior: Eep_Cancel shall work smoothly and cancel any current process. Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: Investigate the design purpose of EA in *Eep_Cancel Update code
ARTD-19081	Bug	[ETH] The start of index for each fifo read incorrectly<*> Detailed description (how to reproduce it): follow code driver: !image-2021-11-05-19-22-32-604.png!thumbnail! The start of index of each fifo equal the start of index of previous fifo number of buffers configured for fifo which was calculating. This is incorrectly. It should be the start of index number of buffers configured of previous fifo. Preconditions: Number of fifo > 1 Number of buffers configured in each fifo is different Test Case ID (internal TC that caught the defect) optional: NA Observed behavior: The start of fifo's index is incorrectly. Expected behavior: The start of fifo's index need to calculate correctly. Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: Code should be changed to !image-2021-11-05-19-29-41-691.png!thumbnail!
ARTD-19078	Bug	[ADC] Missing exclusive areas in bswmd file<*> Detailed description (how to reproduce it): The following exclusive areas is not getting generated in rte.c: ADC_EXCLUSIVE_AREA_46 ADC_EXCLUSIVE_AREA_42 ADC_EXCLUSIVE_AREA_43 ADC_EXCLUSIVE_AREA_44 They are not generated because these exclusive areas are missing or not assigned to a function in bswmd file. Preconditions: Adc driver used with Autosar RTE Test Case ID (internal TC that caught the defect) optional: N/A Observed behavior: Exclusive areas not generated by RTE Expected behavior: Exclusive areas are generated by RTE Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional:

ID	Subtype	Headline and Description
		Add exclusive areas into bswmd file. Internally update the exclusive_areas_to_be_defined_in_bsw_scheduler.dox file to map the exclusive areas to functions and then also add the IP functions into NonASR_ServiceID.xml file.
ARTD-19258	New Feature	<p>[BUILD_ENV] Add a generic chapter to document the user mode flow in all IMs<*></p> <p>NewWorkDescription: The current documentation of RTD does not clearly state that the integrator needs to define wrapper functions, called from our Osif implementation, in which to do extra OS specific operations (like marshaling of the parameters) and call the RTD APIs. Requirement source: [...] (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: Add a new generic IM chapter in build_env to appear in all modules IMs Describe the attached user mode sequence, add also a visual diagram. Describe the flow and highlight which functions need to be defined by the integrator. Example: <ul style="list-style-type: none"> • <RTD_module>_Init_Privileged function defined in RTD code and must be declared in OS configuration, for OS call and indexing. • TRUSTED <RTD_module>_Init_Privileged function must be defined and declared in Integration/User code. • Call <RTD_module>_Init_Privileged_TRUSTED function must be defined and declared in Integration/User code*, visible in Os.h for RTD to call it; doing the marshaling of the parameters in OS specific manner. • Trusted functions should not be declared as static or inline functions, they need to be declared with external linkage, so the OS can call them. • All trusted driver functions shall be declared in a separate header file <IPName>_Ip_TrustedFunctions.h; the OS, applications can include this header. • The <IPName>_Ip_TrustedFunctions.h will include the definition of all types used in the exported trusted functions </p>
ARTD-19261	New Feature	<p>[BASE][STUBS][S32CT] Add support for postBuildVariants<*></p> <p>NewWorkDescription: Add support for postBuildVariants Requirement source: N/A (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: Update the generic "system" component to provide mechanisms that can enable the creation and usage of postBuildVariants</p>
ARTD-19267	Bug	<p>[LIN] LinNodeType has been generated incorrectly with multi channels setup<*></p> <p>Detailed description (how to reproduce it): Configuration lin driver with multi channels: Channel 0: Lin node type is Slave. Channel 1: Lin node type is Master. Observed behavior: All LinNodeTypes have been generated to LIN_SLAVE_NODE Expected behavior: LinNodeType of channel 0 is LIN_SLAVE_NODE. LinNodeType of channel 1 is LIN_MASTER_NODE. Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: N/A</p>
ARTD-19276	New Feature	<p>CLONE - [spi] Enable ECPD generation for IP components (CPR_RTD_00544)<*></p> <p>Note: This feature must be implemented by all the modules for which this ticket was cloned (including CDDs). No clone shall be closed with "Not Applicable" or "No Action Taken". How to implement: # Add "options_expr" tags (containing all the necessary options) for the fields of the IP component(s). Please refer to the slides covering "EPD Generation" in Reference #2 below. # To ensure that the ECPD is generated only for your component, modify line 512 in "mcu_data/components/PlatformSDK_S32K3_2021_08/system/codegenerator.js" as follows: {code:javascript} if (configComponent.isOptionSet("ecucDefinitionCollection")) && (configComponent.getId() === "Gmac")) { where you can replace "Gmac" with the ID of your IP component. # Check that there are no errors reported in the Problems view and that the ECPD has been generated in Code Preview. How to validate: # Manually create an EBT plugin using the previously generated ECPD. To achieve this: ## Unzip https://jira.sw.nxp.com/secure/attachment/828304/lp_TS_T40D34M10I0R0.zip in the "output/eclipse/plugins" folder of your K3 work tree / repository. ## Open "lp_TS_T40D34M10I0R0/plugin.xml" and replace all occurrences of "Gmac" with the ID of your IP component. # Create an EBT project (File > New > Configuration Project > Project Name: TstIp > Next > ECU ID: someld; Target: CORTEXM/S32K3XX > Finish) and add the previously created module (Right click on TstIp in Project Explorer > Module Configurations... > Double click on your module > OK) CHECKPOINT 1: The module should have been successfully imported into the project. # Go to S32DS and create a valid project using your IP component (or use an already existing one). Please assign a value other than the default value to each setting to avoid default values in this configuration{color}*. Rename your IP component instance and discard the "_1" prefix (e.g. "Gmac_1" > "Gmac"): {panel!}screenshot-1.png! # Generate the [LT/PB]Cfg.h/.c files of your IP component and save them somewhere to avoid overwriting them in a later step. We'll call this set of files OriginalGenerateFiles_ # Generate the ECVD file for your IP component instance (Global Settings > EcvdGenerationMethod = INDIVIDUAL > EcvdOutputPath = <EcvdOutputDir> > Click on the "Generate Configuration" button)</p>

ID	Subtype	Headline and Description
		<p># Import the previously generated ECVD file in your EBT project (Right click on Tstlp in Project Explorer > Im and Exporters... > Green Button > Next > File Name: <Browse and select the ECVD file> > Next > Enable path mapping > Finish > Run Importer)</p> <p>CHECKPOINT 2: The ECVD file should have been successfully applied to your module.</p> <p># Save (CTRL S) and generate the project (Right click on Tstlp in Project Explorer > Generate Project) to trigger the EPC generation.</p> <p>CHECKPOINT 3: The EPC file should have been successfully generated (Tstlp/output/output/<lp>.epc)</p> <p># Import the previously generated EPC file in your S32DS project (File > Import > Import ECU Configuration > Path: <EpcOutputDir> > Check "Merge into current configuration" > Check "Check ECUC-MODULE-DEF" value ></p> <p>CHECKPOINT 4: The EPC file should have been successfully imported into your S32DS project. If you get the error "The required modules are not available for the current configuration" it means that the ECUC-MODULE-DEF check has failed and you're not properly using M4_XDM_AR_PKG_NAME in your IP component.</p> <p># Generate again the [LT/PB]Cfg.h/.c files of your IP component and save them somewhere without overwriting the previous set of files. We'll call this new set of files ImportedGenerateFiles_.</p> <p># Compare the OriginalGenerateFiles set with the ImportedGenerateFiles set.</p> <p>CHECKPOINT 5: The comparison should be binary identical. There should be no single difference between the two set of files.</p> <p>Requirements covered by this ticket:</p> <p>CPR_RTD_00544</p> <p>EA_RTD_00107</p> <p>EA_RTD_00108</p> <p>References:</p> <p># https://jira.sw.nxp.com/secure/attachment/828307/Ethernet.template</p> <p># https://nxp1.sharepoint.com/p/s/Zebra/EaMbpShSxPVAq7amkzZx3NMB1LWDIRvDlnrzP1m0TZ9eIQ?e=erB0sH (Relevant chapters: "9. EPD Importer Replacing the lost GNU M4 macros", "10. EPD Generation", "11. EPC Importer", "12. EPC Generation")</p> <p>Legend:</p> <p>EPD ECU Parameter Definition (Schema) Used by EBT</p> <p>ECPD ECU Configuration Parameter Definition (Schema) Used by S32CT</p> <p>EPC ECU Parameter Configuration (Configuration File) Used by EBT</p> <p>ECVD ECU Configuration Value Description (Configuration File) Used by S32CT</p>
ARTD-19320	Bug	<p>[ETH] Dependency on DEM is still expected when ETH_DEM_EVENT_DETECT = STD_OFF<*></p> <p>Detailed description (how to reproduce it):</p> <p>Not all inclusions of Dem.h are guarded by macro ETH_DEM_EVENT_DETECT</p> <p>Preconditions:</p> <p>Set EthDisableDemEventDetect = TRUE in configuration</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>N/A</p> <p>Observed behavior:</p> <p>Build fails if DEM isn't included in the build even though the configuration tells the driver to disable DEM.</p> <p>Expected behavior:</p> <p>Build is passing even if DEM isn't included in the build when configuration tells the driver to disable DEM.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>Guard the #include "Dem.h" directives with ETH_DEM_EVENT_DETECT in files Eth.c and Eth_lpw_lrq.c (their corresponding file version checks)</p>
ARTD-19329	New Feature	<p>CLONE - [lin] Enable ECPD generation for IP components (CPR_RTD_00544)<*></p> <p>Note:</p> <p>This feature must be implemented by all the modules for which this ticket was cloned (including CDDs). No clone shall be closed with "Not Applicable" or "No Action Taken".</p> <p>How to implement:</p> <p># Add "options_expr" tags (containing all the necessary options) for the fields of the IP component(s). Please refer to the slides covering "EPD Generation" in Reference #2 below.</p> <p># To ensure that the ECPD is generated only for your component, modify line 512 in "mcu_data/components/PlatformSDK_S32K3_2021_08/system/codegenerator.js" as follows:</p> <pre>{code:javascript} if (configComponent.isOptionSet("ecucDefinitionCollection") && (configComponent.getId() === "Gmac")) { where you can replace "Gmac" with the ID of your IP component. } </pre> <p># Check that there are no errors reported in the Problems view and that the ECPD has been generated in Code Preview.</p> <p>How to validate:</p> <p># Manually create an EBT plugin using the previously generated ECPD. To achieve this:</p> <pre>## Unzip https://jira.sw.nxp.com/secure/attachment/828304/lp_TS_T40D34M10I0R0.zip in the "output/eclipse/plugins" folder of your K3 work tree / repository. ## Open "lp_TS_T40D34M10I0R0/plugin.xml" and replace all occurrences of "Gmac" with the ID of your IP component. # Create an EBT project (File > New > Configuration Project > Project Name: Tstlp > Next > ECU ID: someld; Target: CORTEXM/S32K3XX > Finish) and add the previously created module (Right click on Tstlp in Project Explorer > Module Configurations... > Double click on your module > OK) CHECKPOINT 1: The module should have been successfully imported into the project. # Go to S32DS and create a valid project using your IP component (or use an already existing one). Please assign a value other than the default value to each setting to avoid default values in this configuration[<color>]. Rename your IP component instance and discard the "_1" prefix (e.g. "Gmac_1" > "Gmac"): {panel! screenshot-1.png!} # Generate the [LT/PB]Cfg.h/.c files of your IP component and save them somewhere to avoid overwriting them in a later step. We'll call this set of files OriginalGenerateFiles_ # Generate the ECVD file for your IP component instance (Global Settings > EcvdGenerationMethod = INDIVIDUAL > EcvdOutputPath = <EcvdOutputDir> > Click on the "Generate Configuration" button) # Import the previously generated ECVD file in your EBT project (Right click on Tstlp in Project Explorer > Im and Exporters... > Green Button > Next > File Name: <Browse and select the ECVD file> > Next > Enable path mapping > Finish > Run Importer) CHECKPOINT 2: The ECVD file should have been successfully applied to your module. # Save (CTRL S) and generate the project (Right click on Tstlp in Project Explorer > Generate Project) to trigger the EPC generation. CHECKPOINT 3: The EPC file should have been successfully generated (Tstlp/output/output/<lp>.epc) # Import the previously generated EPC file in your S32DS project (File > Import > Import ECU Configuration > Path: <EpcOutputDir> > Check "Merge into current configuration" > Check "Check ECUC-MODULE-DEF" value > </pre>

ID	Subtype	Headline and Description
		<p>CHECKPOINT 4: The EPC file should have been successfully imported into your S32DS project. If you get the error "The required modules are not available for the current configuration" it means that the ECUC-MODULE-DEF check has failed and you're not properly using M4_XDM_AR_PKG_NAME in your IP component.</p> <p># Generate again the [LT/PB]Cfg.h/.c files of your IP component and save them somewhere without overwriting the previous set of files. We'll call this new set of files ImportedGenerateFiles_.</p> <p># Compare the OriginalGenerateFiles set with the ImportedGenerateFiles set.</p> <p>CHECKPOINT 5: The comparison should be binary identical. There should be no single difference between the two set of files.</p> <p>Requirements covered by this ticket:</p> <p>CPR_RTD_00544 EA_RTD_00107 EA_RTD_00108</p> <p>References:</p> <p># https://jira.sw.nxp.com/secure/attachment/828307/Ethernet.template # https://nxp1.sharepoint.com/p:/s/Zebra/EaMbpShSxPVAq7amkzZx3NMB1LWDIRvDlnrzP1m0TZ9eIQ?e=erB0sH (Relevant chapters: "9. EPD Importer Replacing the lost GNU M4 macros", "10. EPD Generation", "11. EPC Importer", "12. EPC Generation")</p> <p>Legend:</p> <p>EPD ECU Parameter Definition (Schema) Used by EBT ECPD ECU Configuration Parameter Definition (Schema) Used by S32CT EPC ECU Parameter Configuration (Configuration File) Used by EBT ECVD ECU Configuration Value Description (Configuration File) Used by S32CT</p>
ARTD-19338	Bug	<p>[Gpt] GPT_CONFIG_VS_0_PB macro is generated when VariantPreCompile is used<*></p> <p>Detailed description (how to reproduce it): This ticket is cloned because bamboo plan can't run be run for 6 fix versions because of limited space on bamboo servers When I run the test with test code coverage, I get a build failed error like the image described below This error is caused by the GPT_CONFIG_VS_0_PB macro that does not contain data in the Gpt_n_PbCfg.h file: #define GPT_CONFIG_VS_0_PB \</p> <p>Preconditions: Configuration in local file CCOV_ENABLE := ON LDRA_DIR := C:/LDRA_Toolsuite ALLOW_MULTIPLE_INSTANCES:=ON Test Case ID (internal TC that caught the defect) optional: Gpt_TC_FCT_0203(Gpt_TS_C07)</p> <p>Observed behavior: Build failed when running test code coverage Expected behavior: Build is successful when running test code coverage Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: in case of precompile variant this macro shouldn't be generated</p>
ARTD-19435	Bug	<p>[LIN] Function Lpuart_Lin_Ip_AutoBaudCapture can't detect wakeup signal<*></p> <p>Detailed description (how to reproduce it): After Init driver call function Lpuart_Lin_Ip_GoToSleepMode and waiting master node send wakeup signal. But driver can't wakeup when autobaudrate feature enable.</p> <p>Preconditions: In func Lpuart_Lin_Ip_AutoBaudCapture, driver only handle case wakeup signal if func Lpuart_Lin_Ip_AutoBaudCapture called at least 3 times. But in this case after init, driver go into SLEEP mode and Lpuart_Lin_Ip_AutoBaudCapture never called before. So when received wakeup signal driver only call Lpuart_Lin_Ip_AutoBaudCapture 2 time and ignore wakeup signal. !image-2021-11-15-10-59-35-409.png!width=906,height=387!</p> <p>Test Case ID (internal TC that caught the defect) optional: Ip_Lpuart_Lin_TC_FCT_0021</p> <p>Observed behavior: Can't wakeup Expected behavior: Can wakeup Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: NA</p>
ARTD-19486	New Feature	<p>[BASE][S32CT] Add support to filter generated artifacts and components<*></p> <p>NewWorkDescription: Add support to filter generated artifacts and components: Invoking the S32DS CLI generator with option "-ExportArgs" will let the user filter the generated artifacts (e.g. "-ExportArgs ecpgd" means that only ECPDs will be generated; "-ExportArgs c h" means that only .c and .h files will be generated) Invoking the S32DS CLI generator with option "-ExportComponentIds" will let the user filter the generated components (e.g. "-ExportComponentIds Eth_43_GMAC" means that only the generator for Eth_43_GMAC will be invoked) Note: The arguments to both options are case-insensitive (e.g. "eCpD" and "ecpgd" are equivalent; "eTh_43_gMac" and "Eth_43_GMAC" are equivalent). The options themselves are optional. If "-ExportArgs" is omitted, no filtering on artifacts is performed. If "-ExportComponentIds" is omitted, no filtering on components is performed.</p> <p>Requirement source: N/A (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: Update System files to support filtering generated artifacts and components.</p>
ARTD-19529	Bug	<p>[PORT] Cannot set port pin to input mode if the current mode is HIGHZ.<*></p> <p>Detailed description (how to reproduce it):</p>

ID	Subtype	Headline and Description
		<p>Cannot set port pin to input mode if the current mode is HIGHZ. The issue happen because our code does not clear the PIDR if input mode: if (PORT_PIN_OUT == eDirection) { / violates ref Port_Port_Ci_C_REF_5 Violates MISRA 2004 Required Rule 11.1, cast from unsigned long to pointer. / / violates ref Port_Port_Ci_C_REF_10 A cast should not be performed between a pointer type and an integral type. / REG_BIT_SET32(GPIO_PDDR_ADDR32(GPIO_PORT_U32(Pin)), (uint32)(1UL << GPIO_CHANNEL_U32(Pin))); } / Configures Port Pin as Input or High-Z*/ else if ((PORT_PIN_IN == eDirection) (PORT_PIN_HIGH_Z == eDirection)) { / violates ref Port_Port_Ci_C_REF_5 Violates MISRA 2004 Required Rule 11.1, cast from unsigned long to pointer. / / violates ref Port_Port_Ci_C_REF_10 A cast should not be performed between a pointer type and an integral type. / REG_BIT_CLEAR32(GPIO_PDDR_ADDR32(GPIO_PORT_U32(Pin)), (uint32)(1UL << GPIO_CHANNEL_U32(Pin))); / Check if the pin is HIGH-Z. In this case the driver needs to disable port input in PIDR register of GPIO IP*/ if (PORT_PIN_HIGH_Z == eDirection) { / violates ref Port_Port_Ci_C_REF_5 Violates MISRA 2004 Required Rule 11.1, cast from unsigned long to pointer. / / violates ref Port_Port_Ci_C_REF_10 A cast should not be performed between a pointer type and an integral type. / REG_BIT_SET32(GPIO_PIDR_ADDR32(GPIO_PORT_U32(Pin)), (uint32)(1UL << GPIO_CHANNEL_U32(Pin))); } } else { //Missing clear the PIDR } } else { / Do nothing / } } Preconditions: N/A Test Case ID (internal TC that caught the defect) optional: N/A Observed behavior: The driver cannot set to GPIO_INPUT mode if the current mode is HIGH-Z Expected behavior: The driver can set to GPIO_INPUT mode if the current mode is HIGH-Z Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: N/A</p>
ARTD-19575	Bug	<p>[PORT] Port driver have to add some Det_reportError function following requirement<*></p> <p>Detailed description (how to reproduce it): If Det is enabled, some function shall report specify error and return without any other action. Detail: CPR_RTD_00423.port: The function Port_ResetPinMode shall report PORT_E_MODE_UNCHANGEABLE error and return without any other action, if the parameter PortPinModeChangeable is set to FALSE. CPR_RTD_00426.port*: The function Port_SetAsUnusedPin shall report PORT_E_MODE_UNCHANGEABLE error and return without any other action, if the parameter PortPinModeChangeable is set to FALSE. CPR_RTD_00428.port*: The function Port_SetAsUsedPin shall report PORT_E_MODE_UNCHANGEABLE error and return without any other action, if the parameter PortPinModeChangeable is set to FALSE. SWS_Port_00223: The function Port_SetPinMode shall report PORT_E_MODE_UNCHANGEABLE error and return without any other action, if the parameter PortPinModeChangeable is set to FALSE. Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: [...] Observed behavior: [...] Expected behavior: Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: Port driver should add some Det_reportError function with specify error following the requirement in Detailed Description.</p>
ARTD-19732	Bug	<p>[eep] Update missing exclusive areas in BSWMD<*></p> <p>Detailed description (how to reproduce it): Do a repo sync on bswmd_creator to sync with the manifest (make sure that you've checked out BLN_BSWMD_CREATOR_04.08.03) Compile the plugin passing parameter GENERATE_BSWMD_FILE=ON to the make command ('p s1 b' in ZTH) If the plugin was compiled successfully and there are no errors from bswmd_creator regarding missing or unmapped exclusive areas, then you can close your clone with "Fixed No Action Taken". Otherwise, proceed with the solutions given in the "Proposed solution" section. Preconditions: N/A Test Case ID (internal TC that caught the defect) optional: N/A Observed behavior: Missing exclusive areas in <Module>_Bswmd.arxml Expected behavior: All exclusive areas are included in <Module>_Bswmd.arxml Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p>

ID	Subtype	Headline and Description
		<p>Proposed solution optional:</p> <p>Potential Issue #1</p> <p>Missing exclusive areas for ISRs</p> <p>Solution #1</p> <p>The bswmd_creator script will automatically fetch ISRs from the source code as long as they're defined with ISR(...). Every ISR mentioned in the "exclusive_areas_to_be_defined_in_bsw_scheduler.dox" files shall also be wrapped in ISR(...). For example:</p> <p>ADC_EXCLUSIVE_AREA_70 is used in function ISR(Ctu_Error_Isr) to protect the updates for CTU_IFR register</p> <p>Potential Issue #2</p> <p>Missing exclusive areas for IPL functions which are not called by any HLD function</p> <p>Solution #2</p> <p># Have the EA mentioned in "exclusive_areas_to_be_defined_in_bsw_scheduler.dox" only as used by the IPL function. For example:</p> <p>ADC_EXCLUSIVE_AREA_17 is used in function Adc_Sar_Ip_AbortConversion to protect the updates for ADC_MCR register</p> <p># Add the IPL function in NonASR_ServiceID.xml</p> <p>Note: Do not use other workarounds like artificially mentioning in .dox that the IPL function is called by an HLD function which is included in NonASR_ServiceID.xml (even though, in reality, it's not)</p>
ARTD-19738	Bug	<p>[i2c] Update missing exclusive areas in BSWMD<*></p> <p>Detailed description (how to reproduce it):</p> <p>Do a repo sync on bswmd_creator to sync with the manifest (make sure that you've checked out BLN_BSWMD_CREATOR_04.08.03)</p> <p>Compile the plugin passing parameter GENERATE_BSWMD_FILE=ON to the make command ('p s1 b' in ZTH)</p> <p>If the plugin was compiled successfully and there are no errors from bswmd_creator regarding missing or unmapped exclusive areas, then you can close your clone with "Fixed No Action Taken". Otherwise, proceed with the solutions given in the "Proposed solution" section.</p> <p>Preconditions:</p> <p>N/A</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>N/A</p> <p>Observed behavior:</p> <p>Missing exclusive areas in <Module>_Bswmd.arxml</p> <p>Expected behavior:</p> <p>All exclusive areas are included in <Module>_Bswmd.arxml</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>Potential Issue #1</p> <p>Missing exclusive areas for ISRs</p> <p>Solution #1</p> <p>The bswmd_creator script will automatically fetch ISRs from the source code as long as they're defined with ISR(...). Every ISR mentioned in the "exclusive_areas_to_be_defined_in_bsw_scheduler.dox" files shall also be wrapped in ISR(...). For example:</p> <p>ADC_EXCLUSIVE_AREA_70 is used in function ISR(Ctu_Error_Isr) to protect the updates for CTU_IFR register</p> <p>Potential Issue #2</p> <p>Missing exclusive areas for IPL functions which are not called by any HLD function</p> <p>Solution #2</p> <p># Have the EA mentioned in "exclusive_areas_to_be_defined_in_bsw_scheduler.dox" only as used by the IPL function. For example:</p> <p>ADC_EXCLUSIVE_AREA_17 is used in function Adc_Sar_Ip_AbortConversion to protect the updates for ADC_MCR register</p> <p># Add the IPL function in NonASR_ServiceID.xml</p> <p>Note: Do not use other workarounds like artificially mentioning in .dox that the IPL function is called by an HLD function which is included in NonASR_ServiceID.xml (even though, in reality, it's not)</p>
ARTD-19741	Bug	<p>[lin] Update missing exclusive areas in BSWMD<*></p> <p>Detailed description (how to reproduce it):</p> <p>Do a repo sync on bswmd_creator to sync with the manifest (make sure that you've checked out BLN_BSWMD_CREATOR_04.08.03)</p> <p>Compile the plugin passing parameter GENERATE_BSWMD_FILE=ON to the make command ('p s1 b' in ZTH)</p> <p>If the plugin was compiled successfully and there are no errors from bswmd_creator regarding missing or unmapped exclusive areas, then you can close your clone with "Fixed No Action Taken". Otherwise, proceed with the solutions given in the "Proposed solution" section.</p> <p>Preconditions:</p> <p>N/A</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>N/A</p> <p>Observed behavior:</p> <p>Missing exclusive areas in <Module>_Bswmd.arxml</p> <p>Expected behavior:</p> <p>All exclusive areas are included in <Module>_Bswmd.arxml</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>Potential Issue #1</p> <p>Missing exclusive areas for ISRs</p> <p>Solution #1</p> <p>The bswmd_creator script will automatically fetch ISRs from the source code as long as they're defined with ISR(...). Every ISR mentioned in the "exclusive_areas_to_be_defined_in_bsw_scheduler.dox" files shall also be wrapped in ISR(...). For example:</p> <p>ADC_EXCLUSIVE_AREA_70 is used in function ISR(Ctu_Error_Isr) to protect the updates for CTU_IFR register</p> <p>Potential Issue #2</p> <p>Missing exclusive areas for IPL functions which are not called by any HLD function</p> <p>Solution #2</p>

ID	Subtype	Headline and Description
		<p># Have the EA mentioned in "exclusive_areas_to_be_defined_in_bsw_scheduler.dox" only as used by the IPL function. For example: ADC_EXCLUSIVE_AREA_17 is used in function Adc_Sar_Ip_AbortConversion to protect the updates for ADC_MCR register # Add the IPL function in NonASR_ServiceID.xml Note: Do not use other workarounds like artificially mentioning in .dox that the IPL function is called by an HLD function which is included in NonASR_ServiceID.xml (even though, in reality, it's not)</p>
ARTD-19750	Bug	<p>[pwm] Update missing exclusive areas in BSWMD<*></p> <p>Detailed description (how to reproduce it): Do a repo sync on bswmd_creator to sync with the manifest (make sure that you've checked out BLN_BSWMD_CREATOR_04.08.03) Compile the plugin passing parameter GENERATE_BSWMD_FILE=ON to the make command ('p s1 b' in ZTH) If the plugin was compiled successfully and there are no errors from bswmd_creator regarding missing or unmapped exclusive areas, then you can close your clone with "Fixed No Action Taken". Otherwise, proceed with the solutions given in the "Proposed solution" section. Preconditions: N/A Test Case ID (internal TC that caught the defect) optional: N/A Observed behavior: Missing exclusive areas in <Module>_Bswmd.arxml Expected behavior: All exclusive areas are included in <Module>_Bswmd.arxml Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: Potential Issue #1 Missing exclusive areas for ISRs Solution #1 The bswmd_creator script will automatically fetch ISRs from the source code as long as they're defined with ISR(...). Every ISR mentioned in the "exclusive_areas_to_be_defined_in_bsw_scheduler.dox" files shall also be wrapped in ISR(...). For example: ADC_EXCLUSIVE_AREA_70 is used in function ISR(Ctu_Error_Isr) to protect the updates for CTU_IFR register Potential Issue #2 Missing exclusive areas for IPL functions which are not called by any HLD function Solution #2 # Have the EA mentioned in "exclusive_areas_to_be_defined_in_bsw_scheduler.dox" only as used by the IPL function. For example: ADC_EXCLUSIVE_AREA_17 is used in function Adc_Sar_Ip_AbortConversion to protect the updates for ADC_MCR register # Add the IPL function in NonASR_ServiceID.xml Note: Do not use other workarounds like artificially mentioning in .dox that the IPL function is called by an HLD function which is included in NonASR_ServiceID.xml (even though, in reality, it's not)</p>
ARTD-19756	Bug	<p>[spi] Update missing exclusive areas in BSWMD<*></p> <p>Detailed description (how to reproduce it): Do a repo sync on bswmd_creator to sync with the manifest (make sure that you've checked out BLN_BSWMD_CREATOR_04.08.03) Compile the plugin passing parameter GENERATE_BSWMD_FILE=ON to the make command ('p s1 b' in ZTH) If the plugin was compiled successfully and there are no errors from bswmd_creator regarding missing or unmapped exclusive areas, then you can close your clone with "Fixed No Action Taken". Otherwise, proceed with the solutions given in the "Proposed solution" section. Preconditions: N/A Test Case ID (internal TC that caught the defect) optional: N/A Observed behavior: Missing exclusive areas in <Module>_Bswmd.arxml Expected behavior: All exclusive areas are included in <Module>_Bswmd.arxml Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: Potential Issue #1 Missing exclusive areas for ISRs Solution #1 The bswmd_creator script will automatically fetch ISRs from the source code as long as they're defined with ISR(...). Every ISR mentioned in the "exclusive_areas_to_be_defined_in_bsw_scheduler.dox" files shall also be wrapped in ISR(...). For example: ADC_EXCLUSIVE_AREA_70 is used in function ISR(Ctu_Error_Isr) to protect the updates for CTU_IFR register Potential Issue #2 Missing exclusive areas for IPL functions which are not called by any HLD function Solution #2 # Have the EA mentioned in "exclusive_areas_to_be_defined_in_bsw_scheduler.dox" only as used by the IPL function. For example: ADC_EXCLUSIVE_AREA_17 is used in function Adc_Sar_Ip_AbortConversion to protect the updates for ADC_MCR register # Add the IPL function in NonASR_ServiceID.xml Note: Do not use other workarounds like artificially mentioning in .dox that the IPL function is called by an HLD function which is included in NonASR_ServiceID.xml (even though, in reality, it's not)</p>
ARTD-19758	Bug	<p>[uart] Update missing exclusive areas in BSWMD<*></p> <p>Detailed description (how to reproduce it):</p>

ID	Subtype	Headline and Description
		<p>Do a repo sync on bswmd_creator to sync with the manifest (make sure that you've checked out BLN_BSWMD_CREATOR_04.08.03)</p> <p>Compile the plugin passing parameter GENERATE_BSWMD_FILE=ON to the make command ('p s1 b' in ZTH)</p> <p>If the plugin was compiled successfully and there are no errors from bswmd_creator regarding missing or unmapped exclusive areas, then you can close your clone with "Fixed No Action Taken". Otherwise, proceed with the solutions given in the "Proposed solution" section.</p> <p>Preconditions:</p> <p>N/A</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>N/A</p> <p>Observed behavior:</p> <p>Missing exclusive areas in <Module>_Bswmd.arxml</p> <p>Expected behavior:</p> <p>All exclusive areas are included in <Module>_Bswmd.arxml</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>Potential Issue #1</p> <p>Missing exclusive areas for ISRs</p> <p>Solution #1</p> <p>The bswmd_creator script will automatically fetch ISRs from the source code as long as they're defined with ISR(...).</p> <p>Every ISR mentioned in the "exclusive_areas_to_be_defined_in_bsw_scheduler.dox" files shall also be wrapped in ISR(...). For example:</p> <p>ADC_EXCLUSIVE_AREA_70 is used in function ISR(Ctu_Error_Isr) to protect the updates for CTU_IFR register</p> <p>Potential Issue #2</p> <p>Missing exclusive areas for IPL functions which are not called by any HLD function</p> <p>Solution #2</p> <p># Have the EA mentioned in "exclusive_areas_to_be_defined_in_bsw_scheduler.dox" only as used by the IPL function. For example:</p> <p>ADC_EXCLUSIVE_AREA_17 is used in function Adc_Sar_Ip_AbortConversion to protect the updates for ADC_MCR register</p> <p># Add the IPL function in NonASR_ServiceID.xml</p> <p>Note: Do not use other workarounds like artificially mentioning in .dox that the IPL function is called by an HLD function which is included in NonASR_ServiceID.xml (even though, in reality, it's not)</p>
ARTD-19912	Bug	<p>[port] Update missing exclusive areas in BSWMD for S32K1<*></p> <p>Detailed description (how to reproduce it):</p> <p>Do a repo sync on bswmd_creator to sync with the manifest (make sure that you've checked out BLN_BSWMD_CREATOR_04.08.03)</p> <p>Compile the plugin passing parameter GENERATE_BSWMD_FILE=ON to the make command ('p s1 b' in ZTH)</p> <p>If the plugin was compiled successfully and there are no errors from bswmd_creator regarding missing or unmapped exclusive areas, then you can close your clone with "Fixed No Action Taken". Otherwise, proceed with the solutions given in the "Proposed solution" section.</p> <p>Preconditions:</p> <p>N/A</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>N/A</p> <p>Observed behavior:</p> <p>Missing exclusive areas in <Module>_Bswmd.arxml</p> <p>Expected behavior:</p> <p>All exclusive areas are included in <Module>_Bswmd.arxml</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>Potential Issue #1</p> <p>Missing exclusive areas for ISRs</p> <p>Solution #1</p> <p>The bswmd_creator script will automatically fetch ISRs from the source code as long as they're defined with ISR(...).</p> <p>Every ISR mentioned in the "exclusive_areas_to_be_defined_in_bsw_scheduler.dox" files shall also be wrapped in ISR(...). For example:</p> <p>ADC_EXCLUSIVE_AREA_70 is used in function ISR(Ctu_Error_Isr) to protect the updates for CTU_IFR register</p> <p>Potential Issue #2</p> <p>Missing exclusive areas for IPL functions which are not called by any HLD function</p> <p>Solution #2</p> <p># Have the EA mentioned in "exclusive_areas_to_be_defined_in_bsw_scheduler.dox" only as used by the IPL function. For example:</p> <p>ADC_EXCLUSIVE_AREA_17 is used in function Adc_Sar_Ip_AbortConversion to protect the updates for ADC_MCR register</p> <p># Add the IPL function in NonASR_ServiceID.xml</p> <p>Note: Do not use other workarounds like artificially mentioning in .dox that the IPL function is called by an HLD function which is included in NonASR_ServiceID.xml (even though, in reality, it's not)</p>
ARTD-20029	Bug	<p>[CAN][HLD-S32CT] This warning 'Issue: CanController_0 should be referred by CanIfCtrlCanCtrlRef' appears even if the controller is referred by CanIf<*></p> <p>Detailed description (how to reproduce it):</p> <p>Project is created by EBT >import epc files from EBT to S32CT.</p> <p>Preconditions:</p> <p>NA</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>Can_TS_CT_115</p> <p>Observed behavior:</p> <p>!image-2021-11-30-11-48-36-294.png!</p> <p>Expected behavior:</p> <p>No warning appears.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p>

ID	Subtype	Headline and Description
		Proposed solution optional: NA
ARTD-20327	Bug	<p>[CRC] The data in ECVD file different from interface<*></p> <p>Detailed description (how to reproduce it): N/A</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: When user add CRC64 custom with polynomial value on S32CT is 0x42F0E1EBA9EA3693, but polynomial value in ECVD file is 0x42F0E1EBA9EA37D8</p> <p>Expected behavior: Update crc to polynomial value in ECVD file is the same interface</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-20322	New Feature	<p>[CRC] Add support for CRC64<*></p> <p>Detailed description (how to reproduce it): N/A</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: CRC driver code and configuration files do not support CRC64 mode</p> <p>Expected behavior: CRC driver code and configuration files must support CRC64 mode</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-20328	Bug	<p>[CAN][S32CT/IPL] Build failed when tranfer type is set to USING DMA but LegacyFIFO is disabled<*></p> <p>Detailed description (how to reproduce it): Transfer type is set to using_dma but legacy fifo feature is disabled. !image-2021-12-07-19-04-56-139.png!</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: Ip_FlexCAN_TS_TRUST_001</p> <p>Observed behavior: !image-2021-12-07-19-06-47-800.png!</p> <p>Expected behavior: No error at building</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-20696	New Feature	<p>[S32K1 1.0.1] Driver activities for UART<*></p> <p>Drivers/IPs list in SOW: [see SOW for details]https://nxp1.sharepoint.com/:w:/r/sites/Zebra/_layouts/15/Doc.aspx?sourcedoc=%7BCAFEE555-7211-425F-A217-11EA75D1364D%7D&file=S32K1%20RTD%20ASR%204.4%201.0.1%20SOW.docx&action=default&mobileredirect=true</p>
ARTD-22288	New Feature	<p>[ETH]Add infix support in the Eth driver<*></p> <p>NewWorkDescription: Add infix support in the Eth driver</p> <p>Requirement source: Planned activity (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: For having separate and independent namespaces, drivers with the defined multiplicity greater than 1 need to have their name extended with an infix.</p> <p>Steps: Outside of the driver: Add in Base a new MemMap Eth_43_NETC_MemMap.h generated for the new naming Add in Rte new SchM files Schm_Eth_43_NETC.c and Schm_Eth_43_NETC.h generated for the new naming</p> <p>In the driver: Add in the HLD and IPW M4 tags that will be replaced with the infix The files need to be renamed, the types, the functions, etc. Do not rename the types and defines that are specified in Eth_GeneralTypes. Those need to keep their name, as they will be used as defined by all Eth drivers (if more drivers are present in a project)</p> <p>Update the xdm file to change the package name and use the short_name of the driver instead of MODULE_NAME where needed</p> <p>Update the mak file of the driver to rename all files and to propagate the m4_infix_value in all needed files</p> <p>In the tests:</p>

ID	Subtype	Headline and Description
		<p>Change the xdm configuration for the tests to use the new format</p> <p>Change the mak file of the tests to compile the correct plugin folder</p> <p>Create a wrapper file Eth.h which includes Eth_43_NETC.h and redefines all needed macros, typedefs and functions to point to the newly named entities</p>
ARTD-22323	Bug	<p>[ETH]Funtions ReadMMD/ WriteMMD operated incorrectly<*></p> <p>Detailed description (how to reproduce it):</p> <p>For clause 45:</p> <p>Need to write address first then read/write value to PHY.</p> <p>Driver is handling as clause 22.</p> <p>Preconditions:</p> <p>EthCtrlEnableMmd need to enable.</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>NA</p> <p>Observed behavior:</p> <p>MMD function operate incorrectly</p> <p>Expected behavior:</p> <p>MMD operate correctly</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>Add the line to write address of PHY first.</p>
ARTD-22377	Bug	<p>[WDG] Incorrect values of min/max_expr in S32CT for WdgTimeoutPeriod and WdgWindowPeriod<*></p> <p>There are some value mismatches between EBT and CT. Please see for example the attached screenshot. The CT values should be momentarily hardcoded to match the EBT ones for S32CC 3.0.0 release. The min_expr and max_expr in CT should be fixed to match the ones in EBT.</p> <p>Verify EPD/EPC support for HLD and IPLD. Please refer to [this post on Teams https://teams.microsoft.com/l/message/19:e451c595d3ba410c8f9c1f5efc19a8a3@thread.tacv2/1606904026692?tenantId=686ea1d3-bc2b-4c6f-a92c-d99c5c301635&groupId=f9dec68-7b74-4101-a4d2-ad54e86f727f&parentMessageId=1606904026692&teamName=Zebra&channelName=Configuration%20(code%2C%20DS%2C%20EB%2C%20etc)&createdTime=1606904026692]</p> <p>From the presentation, the main focus should be on the following sections:</p> <p>Mapping XDM to Component</p> <p>EPD Importer</p> <p>EPD Generation</p> <p>EPC Importer</p> <p>EPC Generation</p>
ARTD-22454	Bug	<p>[platform] Analysis the consistent between functionalities requirement and driver implementation<*></p> <p>Situation:</p> <p>During the last minutes of S32K3 1.0.0, we used an owner tool to check the consistent between requirement and source code implementation and found some drivers that have the inconsistent between the functions' requirements and drivers implementation.</p> <p>Something is really to fix in the below scenarios:</p> <p>Miss or redundant parameters. Platform is declared mark for this situation</p> <p>Wrong function name</p> <p>Functions are not expose to Users (in header files)</p> <p>We already fixed in Platform, LIN, MCL, MCU, LIN, SENT, FLS, ADC, SAI drivers.</p> <p>The rests should be analysis and dig into the inconsistent if it is wrong or not.</p> <p>The following 3 categories were found :</p> <p>The functions are declared in "*.h" files of driver code (exported to user) but not included in "ReqExport.txt" file (no requirement are found in Doors > no traceability > no test)</p> <p>The functions are found in "ReqExport.txt" (requirement exists) but the functions are not declared in "*.h" files of driver code (are not present for user)</p> <p>The function name is found in both "ReqExport.txt" and in "*.h" file but there is at least one mismatch on data type, variable name,</p> <p>Proposal:</p> <p>With the remaining findings, please to:</p> <p>This ticket should perform after requirement analysis ticket</p> <p>Export all requirement and take a review to conclude the consistent between requirement and implementation. Please take a review on Crucible, the checklist at attachment.</p> <p>In the case there is the needed to update driver or to update requirement, please create a ticket to implement and link to this ticket</p> <p>For each driver, analysis and resolution should be completed with relevant information</p> <p>Reference:</p> <p>Findings from S32K3 1.0.0 release (attachment), as optional</p> <p>Contact SW Testers to provide the latest results for each drivers (it's mandatory input)</p>
ARTD-22512	Bug	<p>[ADC] Fix findings from code review checklist S32K1<*></p> <p>Detailed description (how to reproduce it):</p> <p>Fix remaining findings that were postponed on ARTD-15668.</p> <p>#[Source Code file Issue Proposed Correction Status Comment</p> <p>1 All EB and CT generate files using AdcEnableDmaTrasferMode and CtuEnableDmaTrasferMode nodes Rule 3 </p> <p>AdcEnableDmaTransferMode, CtuEnableDmaTransferMode Postponed Postponed due to affect test code</p>

ID	Subtype	Headline and Description
		<p>5[All files using source file version information of IPW, some header wrappers in IPL.]Rule 19,25: some defines don't have appropriate prefix equivalent to layer (HLD/IPW/IPL) Add prefix ADC_IPW, ADC_SAR_IP, BCTU_IP to defines Postponed Postponed due to affect test code</p> <p>6[Adc_Sar_Ip_Types.h]Rule 20,25: RESOLUTION_x of Adc_Sar_Ip_Resolution doesn't have prefix Add prefix ADC_SAR_IP to defines and update generation code Postponed Postponed due to affect test code</p> <p>7[Adc_Ipw_Types.h]Rule 22: Some typedef missing lpw prefix Add prefix lpw to typedefs Postponed Postponed due to affect test code</p> <p>9[Adc.c, Adc_Ipw.c, Adc_Ip.c, Ctu_Ip.c, Bctu_Ip.c]Rule 28 Correct prefix of global variables Postponed Postponed due to affect test code</p> <p>Preconditions: NA Test Case ID (internal TC that caught the defect) optional: NA Observed behavior: NA Expected behavior: NA Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: NA</p>
ARTD-22528	New Feature	<p>[PWM] Correct and update the naming convention according to rule 19 and 29 in Code Review Checklist<*></p> <p>NewWorkDescription: Rule 29 in Code Review Checklist : Are the local variables, function parameters and struct members using only PascalCase naming, without any special prefix (e.g. Hungarian notation or <Msn>, <lp> etc.)? <VarName> [Rule 29] Example: Channel, State, Index, Config, etc. Rule 19 in Code Review Checklist : All macros used in preprocessor directives shall be in uppercase, with multiple words separated by an underscore following the format: HLD: <MSN>[_ <NAME>] IPW: <MSN>_IPW[_ <NAME>] IP: <IP>_<MSN>_IP[_ <NAME>] for all shared IPs <IP>_IP[_ <NAME>] for IPs that are not shared Example: #define CAN_DEV_ERROR_DETECTION STD_ON Requirement source: Rule 19 and 29 in Code review checklist (attached file). (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: Update the driver code to use PascalCase naming, without any special prefix.</p>
ARTD-22537	New Feature	<p>[BASE] Remove release note link in rtd.collateral.release_id.xml file<*></p> <p>NewWorkDescription: The release notes document link (from Flexera) will be available on RTD Updatesite description !image-2021-12-20-14-48-58-473.png! The release note document file inside Updatesite is no longer exist. So, the old link to release note pushed in itm.<PlatformName>.rtd.collateral.release_id.xml should be removed. Requirement source: NA (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: NA</p>
ARTD-22719	Bug	<p>[UART] Ecuc Path should only be read when Uart enable Multicore support<*></p> <p>Detailed description (how to reproduce it): Ecuc Path should only be read when Uart enable Multicore support Preconditions: NA Test Case ID (internal TC that caught the defect) optional: NA Observed behavior: There is no condition to check if (Uart is using multicore or not) !image-2021-12-22-10-23-00-935.png thumbnail! Expected behavior: Update condition to check uart enable multicore support or not to read Ecuc Path Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: NA</p>
ARTD-22720	New Feature	<p>[S32K1XX] Add support for S32K1XX RTM 1.0.1<*></p> <p>NewWorkDescription: Add support for S32K1XX RTM 1.0.1 Requirement source: (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional:</p>
ARTD-22722	New Feature	

ID	Subtype	Headline and Description
		<p>[BASE] Add support for S32K1XX RTM 101<*></p> <p>NewWorkDescription: Add support for S32K1XX RTM 101 Requirement source: (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional:</p>
ARTD-22724	Bug	<p>[UART] Fix build fail with new tag<*></p> <p>Detailed description (how to reproduce it): Driver build fail with MCL Preconditions: NA Test Case ID (internal TC that caught the defect) optional: Dev test: Uart_TC_0001 Observed behavior: NA Expected behavior: UART test case build and run pass Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>
ARTD-22849	Bug	<p>[ITG] [Uart] HLD Transmit and Receive functions need to check both receive and transmit status for reporting det error<*></p> <p>Detailed description (how to reproduce it): This ticket has been cloned from https://jira.sw.nxp.com/browse/ARTD-17018. In the https://jira.sw.nxp.com/browse/ARTD-19289 the checking on both transmission and reception on HLD for busy channel has been removed because it is not the correct approach on the loopback mode. Due to missing information on the ARTD-17018, we cannot figure out if the both operations checkins are necessary.</p> <p>What we need to do in this ticket bug is analyze if the updates are impacted the other functionality. If the impact exists, update the code in the way that driver works correctly both on internal loopback and normal mode.</p> <p>Another analysis required is that: is the last bug impacting all the platforms? If yes, then let's update the bug according If no, then let's update the code accordingly (maybe an update on the generic file is not correct). Preconditions: NA Test Case ID (internal TC that caught the defect) optional: NA Observed behavior: NA Expected behavior: NA Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: NA</p>
ARTD-22864	Bug	<p>[S32K1XX RTM 1.0.1][ICU] There are some errors in driver<*></p> <p>Detailed description (how to reproduce it): The variable "channel" in Dev_Assert is not same as the parameter passed as following underlined: !image-2021-12-24-15-36-06-466.png! !image-2021-12-24-15-36-37-736.png! !image-2021-12-24-15-38-28-266.png!</p> <p>Preconditions: Dev error detect is turned on. Test Case ID (internal TC that caught the defect) optional: Ip_Lpit_TC_FCT_7000 Observed behavior: The name is wrong. Expected behavior: The name channel must be consistent. Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>
ARTD-22865	New Feature	<p>[EEP] Add Injection points to cover FMEA<*></p> <p>NewWorkDescription: Add Injection point and modify driver code in Ftfc_Eep_Ip_WaitCcifTimeout (uint32 TimeoutCounter) function to support check FMEA requirement. Requirement source: [EEP] Add Injection points to cover FMEA Proposed solution optional: Add Injection point and modify driver code as suggest picture in attachment file</p>
ARTD-22866	Bug	<p>[EEP] Det reports incorrect API_ID at Eep_Init<*></p>

ID	Subtype	Headline and Description
		<p>Detailed description (how to reproduce it): Create a timeout in Eep_Init, Driver return Write Time Out error code when Error Detect on Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: Eep_TC_FCT_0038 Observed behavior: Although Eep_Init timeout, Driver return EEP_WRITE_ID = EEP_E_TIMEOUT. Expected behavior: Expected Eep_Init timeout, Driver return EEP_INIT_ID = EEP_E_TIMEOUT. Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Refer attachment picture as below for some suggestions</p>
ARTD-22877	Bug	<p>[I2c] Fix issue can not link to channel of mcl and dma<*></p> <p>Detailed description (how to reproduce it): [...] Flexio_Ip !image-2021-12-27-14-50-42-143.png! Lpi2c_Ip !image-2021-12-27-14-51-29-690.png! Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: [...] Observed behavior: [...] Expected behavior: [...] Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>
ARTD-22882	New Feature	<p>[platform] All trusted functions should NOT defined as static or inline functions and should listed out in IM<*></p> <p>NewWorkDescription: There are some points that need to be checked in each modules: 1. All trusted functions should NOT defined as static or inline functions*, so OS Application can be able to call them from outside RTD drivers. Check in driver code all IP functions that needs to be called as trusted functions using macros Oslf_Trusted_Call[_Return] [1-6params]. Ensure these functions are defined without "static" or "inline" keywords, so OS Application can use "extern" keyword to declare and call them outside RTD drivers. For example: a. Oslf_Trusted_Call1param(*Adc_Sar_ClrUserAccessAllowed*, pBase); Adc_Sar_ClrUserAccessAllowed() function should be defined without "static" or "inline" as: void Adc_Sar_ClrUserAccessAllowed(const ADC_Type const pBase) { CLR_USER_ACCESS_ALLOWED((uint32)pBase, SAR_ADC_PROT_MEM_U32); } b. Oslf_Trusted_Call_Return1param(*C40_Ip_SetLockProtect*, Fls_VirtualSector); C40_Ip_SetLockProtect() function should be defined without "static" or "inline" as: C40_Ip_StatusType C40_Ip_SetLockProtect(C40_Ip_VirtualSectorsType Fls_VirtualSector) { } } 2. Create a new separate header file <IpName>_Ip_TrustedFunctions.h for each IPV has trusted functions, the AutosarOS just needs to include this new header file when user mode is used. In <IpName>_Ip_TrustedFunctions.h: Declare all trusted functions with "extern" keyword like: extern void C40_Ip_SetLockProtect(C40_Ip_VirtualSectorsType Fls_VirtualSector); Include all header files contain the definition of all types which are used by parameters or return type of those trusted functions. 3. All these trusted functions need to be configured in OS, so they must be clearly listed in the driver IM (chapter 5.7 User Mode Support) List these functions follow guiding mentioned in slide 17 Coding RTD_RunningInUserMode.pptx All functions should be listed out in the table like: Function syntax Description Available via void C40_Ip_SetLockProtect(C40_Ip_VirtualSectorsType Fls_VirtualSector) Set lock bit for flash sectors C40_Ip_TrustedFunctions.h 4. Subchapter "User Mode configuration in AutosarOS" needs to be added in IM: !image-2021-08-19-09-26-20-823.png thumbnail! In order to add this subchapter, there are 2 files added in build_env: user_mode_support.dox, user_mode_config_in_autosar_os.dox (added on the ticket ARTD-15466). In module repository, each module needs to rename from user_mode_support*.dox to user_mode_config_in_module*.dox and also its title from "User Mode support" to "User Mode configuration in the module". Please refer the slide [Coding RTD_RunningInUserMode.pptx https://nxp1.sharepoint.com/:p/r/sites/Zebra/Shared%20Documents/General/Zebra%20Training/Coding%20-%20RTD_RunningInUserMode.pptx?d=w21c9578ff794ff387db07a106880274&csf=1&web=1&e=lpbnNC] to understand more about User mode implementation in RTD. For Testing side*: Ensure that we have test scenarios mentioned from slides 22->25 Coding RTD_RunningInUserMode.pptx. Follow slide 23 to ensure we have one test suite to check all trusted functions able to call from outside RTD drivers. Refer to the implementation example on FLS:* ARTD-15610</p>

ID	Subtype	Headline and Description
		<p>Requirement source: RTD implementation (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: Follow Coding RTD_RunningInUserMode.pptx</p>
ARTD-22884	Bug	<p>[LIN] Missing case LIN_DUAL_CLOCK_MODE with IPV FlexIO for K1<*></p> <p>Detailed description (how to reproduce it): Missing case LIN_DUAL_CLOCK_MODE with IPV FlexIO Preconditions: Missing case LIN_DUAL_CLOCK_MODE with IPV FlexIO Test Case ID (internal TC that caught the defect) optional: Lin_TC_FCT_0003 Observed behavior: NA Expected behavior: NA Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: add case LIN_DUAL_CLOCK_MODE with IPV FlexIO</p>
ARTD-22890	New Feature	<p>[S32k1 1.0.1] Update test case Ocu_TC_FCT_0031<*></p> <p>NewWorkDescription: Update test case Ocu_TC_FCT_0031, incorrect error ID Requirement source: Update to correct error ID (e.g.cPRD.gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: [...]</p>
ARTD-22900	Bug	<p>[S32K1XX RTM 1.0.1][PORT] The generated patch version in S32DS ip layer is different with driver<*></p> <p>Detailed description (how to reproduce it): The build error is as following: !image-2021-12-29-10-17-03-323.png! !image-2021-12-29-10-17-21-236.png! !image-2021-12-29-10-17-45-589.png! !image-2021-12-29-14-13-17-284.png!</p> <p>Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: [...] Observed behavior: [...] Expected behavior: [...] Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>
ARTD-22902	Bug	<p>[CAN] Can_SetBaudrate still change internal state in case of failure/timeout<*></p> <p>Detailed description (how to reproduce it): !image-2021-12-29-10-27-41-462.png! Can_au16BaudrateIDConfig[Controller]* is being changed unconditionally (without checking eRetVal status => this will cause related api (Can_SetControllerMode will work on unexpected previous config state of { }*Can_au16BaudrateIDConfig*{ }){ })</p> <p>Please also re-check other similar API Preconditions: N/A Test Case ID (internal TC that caught the defect) optional: CAN_TC_FCT_1666 Observed behavior: Expected behavior: status of setting api should be checked to make sure not to save non-working configuration, for example, as below expected handler: !image-2021-12-29-10-26-33-630.png! Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: N/A</p>
ARTD-22907	Bug	<p>[gpt] Update missing exclusive areas in BSWMD<*></p> <p>Detailed description (how to reproduce it): Do a repo sync on bswmd_creator to sync with the manifest (make sure that you've checked out BLN_BSWMD_CREATOR_04.08.03) Compile the plugin passing parameter GENERATE_BSWMD_FILE=ON to the make command ('p s1 b' in ZTH)</p>

ID	Subtype	Headline and Description
		<p>If the plugin was compiled successfully and there are no errors from bswmd_creator regarding missing or unmapped exclusive areas, then you can close your clone with "Fixed No Action Taken". Otherwise, proceed with the solutions given in the "Proposed solution" section.</p> <p>Preconditions: N/A Test Case ID (internal TC that caught the defect) optional: N/A Observed behavior: Missing exclusive areas in <Module>_Bswmd.arxml Expected behavior: All exclusive areas are included in <Module>_Bswmd.arxml Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: Potential Issue #1 Missing exclusive areas for ISRs Solution #1 The bswmd_creator script will automatically fetch ISRs from the source code as long as they're defined with ISR(...). Every ISR mentioned in the "exclusive_areas_to_be_defined_in_bsw_scheduler.dox" files shall also be wrapped in ISR(...). For example: ADC_EXCLUSIVE_AREA_70 is used in function ISR(Ctu_Error_Isr) to protect the updates for CTU_IFR register Potential Issue #2 Missing exclusive areas for IPL functions which are not called by any HLD function Solution #2 # Have the EA mentioned in "exclusive_areas_to_be_defined_in_bsw_scheduler.dox" only as used by the IPL function. For example: ADC_EXCLUSIVE_AREA_17 is used in function Adc_Sar_Ip_AbortConversion to protect the updates for ADC_MCR register # Add the IPL function in NonASR_ServiceID.xml Note: Do not use other workarounds like artificially mentioning in .dox that the IPL function is called by an HLD function which is included in NonASR_ServiceID.xml (even though, in reality, it's not)</p>
ARTD-22911	New Feature	<p>[S32K1 1.0.1] OCU: Update test case, test suite, makefile to correct format</p> <p>„NewWorkDescription: Update test case, test suite, makefile to correct format Templates here: [%tc_template.c] Requirement source: N/A (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: [...]</p>
ARTD-22916	New Feature	<p>[pwm] Enable ECPD generation for IP components (CPR_RTD_00544)<*></p> <p>Note: This feature must be implemented by all the modules for which this ticket was cloned (including CDDs). No clone shall be closed with "Not Applicable" or "No Action Taken". How to implement: # Add "options_expr" tags (containing all the necessary options) for the fields of the IP component(s). Please refer to the slides covering "EPD Generation" in Reference #2 below. # To ensure that the ECPD is generated only for your component, modify line 512 in "mcu_data/components/PlatformSDK_S32K3_2021_08/system/codegenerator.js" as follows: {code:javascript} if (configComponent.isOptionSet("ecucDefinitionCollection") && (configComponent.getId() === "Gmac")) { where you can replace "Gmac" with the ID of your IP component. # Check that there are no errors reported in the Problems view and that the ECPD has been generated in Code Preview. How to validate: # Manually create an EBT plugin using the previously generated ECPD. To achieve this: ## Unzip https://jira.sw.nxp.com/secure/attachment/828304/lp_TS_T40D34M10I0R0.zip in the "output/eclipse/plugins" folder of your K3 work tree / repository. ## Open "lp_TS_T40D34M10I0R0/plugin.xml" and replace all occurrences of "Gmac" with the ID of your IP component. # Create an EBT project (File > New > Configuration Project > Project Name: Tstlp > Next > ECU ID: someld; Target: CORTEXM/S32K3XX > Finish) and add the previously created module (Right click on Tstlp in Project Explorer > Module Configurations... > Double click on your module > OK) CHECKPOINT 1: The module should have been successfully imported into the project. # Go to S32DS and create a valid project using your IP component (or use an already existing one). Please assign a value other than the default value to each setting to avoid default values in this configuration[<color>]. Rename your IP component instance and discard the "_1" prefix (e.g. "Gmac_1" > "Gmac"): {panel}!screenshot-1.png! # Generate the [LT/PB]Cfg.h/.c files of your IP component and save them somewhere to avoid overwriting them in a later step. We'll call this set of files OriginalGenerateFiles_.. # Generate the ECVD file for your IP component instance (Global Settings > EcvdGenerationMethod = INDIVIDUAL > EcvdOutputPath = <EcvdOutputDir> > Click on the "Generate Configuration" button) # Import the previously generated ECVD file in your EBT project (Right click on Tstlp in Project Explorer > Im and Exporters... > Green Button > Next > File Name: <Browse and select the ECVD file> > Next > Enable path mapping > Finish > Run Importer) CHECKPOINT 2: The ECVD file should have been successfully applied to your module. # Save (CTRL S) and generate the project (Right click on Tstlp in Project Explorer > Generate Project) to trigger the EPC generation. CHECKPOINT 3: The EPC file should have been successfully generated (Tstlp/output/output/<lp>.epc) # Import the previously generated EPC file in your S32DS project (File > Import > Import ECU Configuration > Path: <EpcOutputDir> > Check "Merge into current configuration" > Check "Check ECUC-MODULE-DEF" value > CHECKPOINT 4: The EPC file should have been successfully imported into your S32DS project. If you get the error "The required modules are not available for the current configuration" it means that the ECUC-MODULE-DEF check has failed and you're not properly using M4_XDM_AR_PKG_NAME in your IP component.</p>

ID	Subtype	Headline and Description
		<p># Generate again the [LT/PB]Cfg.h/.c files of your IP component and save them somewhere without overwriting the previous set of files. We'll call this new set of files ImportedGenerateFiles_.</p> <p># Compare the OriginalGenerateFiles set with the ImportedGenerateFiles set.</p> <p>CHECKPOINT 5: The comparison should be binary identical. There should be no single difference between the two set of files.</p> <p>Requirements covered by this ticket:</p> <p>CPR_RTD_00544</p> <p>EA_RTD_00107</p> <p>EA_RTD_00108</p> <p>References:</p> <p># https://jira.sw.nxp.com/secure/attachment/828307/Ethernet.template</p> <p># https://nxp1.sharepoint.com/p:/s/Zebra/EaMbpShSxPVAq7amkzZx3NMB1LWDIRvDlnrzP1m0TZ9elQ?e=erB0sH (Relevant chapters: "9. EPD Importer Replacing the lost GNU M4 macros", "10. EPD Generation", "11. EPC Importer", "12. EPC Generation")</p> <p>Legend:</p> <p>EPD ECU Parameter Definition (Schema) Used by EBT</p> <p>ECPD ECU Configuration Parameter Definition (Schema) Used by S32CT</p> <p>EPC ECU Parameter Configuration (Configuration File) Used by EBT</p> <p>ECVD ECU Configuration Value Description (Configuration File) Used by S32CT</p>
ARTD-22917	New Feature	<p>[gpt] Enable ECPD generation for IP components (CPR_RTD_00544)<*></p> <p>Note:</p> <p>This feature must be implemented by all the modules for which this ticket was cloned (including CDDs). No clone shall be closed with "Not Applicable" or "No Action Taken".</p> <p>How to implement:</p> <p># Add "options_expr" tags (containing all the necessary options) for the fields of the IP component(s). Please refer to the slides covering "EPD Generation" in Reference #2 below.</p> <p># To ensure that the ECPD is generated only for your component, modify line 512 in "mcu_data/components/PlatformSDK_S32K3_2021_08/system/codegenerator.js" as follows:</p> <pre>{code:javascript} if (configComponent.isOptionSet("ecucDefinitionCollection") && (configComponent.getId() === "Gmac")) { where you can replace "Gmac" with the ID of your IP component. }</pre> <p># Check that there are no errors reported in the Problems view and that the ECPD has been generated in Code Preview.</p> <p>How to validate:</p> <p># Manually create an EBT plugin using the previously generated ECPD. To achieve this:</p> <p>## Unzip https://jira.sw.nxp.com/secure/attachment/828304/lp_TS_T40D34M10I0R0.zip in the "output/eclipse/plugins" folder of your K3 work tree / repository.</p> <p>## Open "lp_TS_T40D34M10I0R0/plugin.xml" and replace all occurrences of "Gmac" with the ID of your IP component.</p> <p># Create an EBT project (File > New > Configuration Project > Project Name: Tstlp > Next > ECU ID: someld; Target: CORTEXM/S32K3XX > Finish) and add the previously created module (Right click on Tstlp in Project Explorer > Module Configurations... > Double click on your module > OK)</p> <p>CHECKPOINT 1: The module should have been successfully imported into the project.</p> <p># Go to S32DS and create a valid project using your IP component (or use an already existing one). Please assign a value other than the default value to each setting to avoid default values in this configuration{color}*. Rename your IP component instance and discard the "_1" prefix (e.g. "Gmac_1" > "Gmac"):</p> <p>{panel!}screenshot-1.png!</p> <p># Generate the [LT/PB]Cfg.h/.c files of your IP component and save them somewhere to avoid overwriting them in a later step.</p> <p>We'll call this set of files OriginalGenerateFiles_.</p> <p># Generate the ECVD file for your IP component instance (Global Settings > EcvdGenerationMethod = INDIVIDUAL > EcvdOutputPath = <EcvdOutputDir> > Click on the "Generate Configuration" button)</p> <p># Import the previously generated ECVD file in your EBT project (Right click on Tstlp in Project Explorer > Import and Exporters... > Green Button > Next > File Name: <Browse and select the ECVD file> > Next > Enable path mapping > Finish > Run Importer)</p> <p>CHECKPOINT 2: The ECVD file should have been successfully applied to your module.</p> <p># Save (CTRL S) and generate the project (Right click on Tstlp in Project Explorer > Generate Project) to trigger the EPC generation.</p> <p>CHECKPOINT 3: The EPC file should have been successfully generated (Tstlp/output/output/<lp>.epc)</p> <p># Import the previously generated EPC file in your S32DS project (File > Import > Import ECU Configuration > Path: <EpcOutputDir> > Check "Merge into current configuration" > Check "Check ECUC-MODULE-DEF" value ></p> <p>CHECKPOINT 4: The EPC file should have been successfully imported into your S32DS project. If you get the error "The required modules are not available for the current configuration" it means that the ECUC-MODULE-DEF check has failed and you're not properly using M4_XDM_AR_PKG_NAME in your IP component.</p> <p># Generate again the [LT/PB]Cfg.h/.c files of your IP component and save them somewhere without overwriting the previous set of files. We'll call this new set of files ImportedGenerateFiles_.</p> <p># Compare the OriginalGenerateFiles set with the ImportedGenerateFiles set.</p> <p>CHECKPOINT 5: The comparison should be binary identical. There should be no single difference between the two set of files.</p> <p>Requirements covered by this ticket:</p> <p>CPR_RTD_00544</p> <p>EA_RTD_00107</p> <p>EA_RTD_00108</p> <p>References:</p> <p># https://jira.sw.nxp.com/secure/attachment/828307/Ethernet.template</p> <p># https://nxp1.sharepoint.com/p:/s/Zebra/EaMbpShSxPVAq7amkzZx3NMB1LWDIRvDlnrzP1m0TZ9elQ?e=erB0sH (Relevant chapters: "9. EPD Importer Replacing the lost GNU M4 macros", "10. EPD Generation", "11. EPC Importer", "12. EPC Generation")</p> <p>Legend:</p> <p>EPD ECU Parameter Definition (Schema) Used by EBT</p> <p>ECPD ECU Configuration Parameter Definition (Schema) Used by S32CT</p> <p>EPC ECU Parameter Configuration (Configuration File) Used by EBT</p> <p>ECVD ECU Configuration Value Description (Configuration File) Used by S32CT</p>
ARTD-22918	New Feature	<p>[icu] Enable ECPD generation for IP components (CPR_RTD_00544)<*></p> <p>Note:</p> <p>This feature must be implemented by all the modules for which this ticket was cloned (including CDDs). No clone shall be closed with "Not Applicable" or "No Action Taken".</p> <p>How to implement:</p> <p># Add "options_expr" tags (containing all the necessary options) for the fields of the IP component(s). Please refer to the slides covering "EPD Generation" in Reference #2 below.</p>

ID	Subtype	Headline and Description
		<p># To ensure that the ECPD is generated only for your component, modify line 512 in "mcu_data/components/PlatformSDK_S32K3_2021_08/system/codegenerator.js" as follows:</p> <pre>{code:javascript} if (configComponent.isOptionSet("ecucDefinitionCollection") && (configComponent.getId() === "Gmac")) { where you can replace "Gmac" with the ID of your IP component. # Check that there are no errors reported in the Problems view and that the ECPD has been generated in Code Preview. How to validate: # Manually create an EBT plugin using the previously generated ECPD. To achieve this: ## Unzip https://jira.sw.nxp.com/secure/attachment/828304/lp_TS_T40D34M10I0R0.zip in the "output/eclipse/plugins" folder of your K3 work tree / repository. ## Open "lp_TS_T40D34M10I0R0/plugin.xml" and replace all occurrences of "Gmac" with the ID of your IP component. # Create an EBT project (File > New > Configuration Project > Project Name: Tstlp > Next > ECU ID: someld; Target: CORTEXM/S32K3XX > Finish) and add the previously created module (Right click on Tstlp in Project Explorer > Module Configurations... > Double click on your module > OK) CHECKPOINT 1: The module should have been successfully imported into the project. # Go to S32DS and create a valid project using your IP component (or use an already existing one). Please assign a value other than the default value to each setting to avoid default values in this configuration{color}*. Rename your IP component instance and discard the "_1" prefix (e.g. "Gmac_1" > "Gmac"): {panel!}screenshot-1.png! # Generate the [LT/PB]Cfg.h/.c files of your IP component and save them somewhere to avoid overwriting them in a later step. We'll call this set of files OriginalGenerateFiles_. # Generate the ECVD file for your IP component instance (Global Settings > EcvdGenerationMethod = INDIVIDUAL > EcvdOutputPath = <EcvdOutputDir> > Click on the "Generate Configuration" button) # Import the previously generated ECVD file in your EBT project (Right click on Tstlp in Project Explorer > Im and Exporters... > Green Button > Next > File Name: <Browse and select the ECVD file> > Next > Enable path mapping > Finish > Run Importer) CHECKPOINT 2: The ECVD file should have been successfully applied to your module. # Save (CTRL S) and generate the project (Right click on Tstlp in Project Explorer > Generate Project) to trigger the EPC generation. CHECKPOINT 3: The EPC file should have been successfully generated (Tstlp/output/output/<lp>.epc) # Import the previously generated EPC file in your S32DS project (File > Import > Import ECU Configuration > Path: <EpcOutputDir> > Check "Merge into current configuration" > Check "Check ECUC-MODULE-DEF" value > CHECKPOINT 4: The EPC file should have been successfully imported into your S32DS project. If you get the error "The required modules are not available for the current configuration" it means that the ECUC-MODULE-DEF check has failed and you're not properly using M4_XDM_AR_PKG_NAME in your IP component. # Generate again the [LT/PB]Cfg.h/.c files of your IP component and save them somewhere without overwriting the previous set of files. We'll call this new set of files ImportedGenerateFiles_. # Compare the OriginalGenerateFiles set with the ImportedGenerateFiles set. CHECKPOINT 5: The comparison should be binary identical. There should be no single difference between the two set of files. Requirements covered by this ticket: CPR_RTD_00544 EA_RTD_00107 EA_RTD_00108 References: # https://jira.sw.nxp.com/secure/attachment/828307/Ethernet.template # https://nxp1.sharepoint.com/:p:/s/Zebra/EaMbpShSxPVAq7amkzZx3NMB1LWDIrvDlnrzP1m0TZ9elQ?e=erB0sH (Relevant chapters: "9. EPD Importer Replacing the lost GNU M4 macros", "10. EPD Generation", "11. EPC Importer", "12. EPC Generation") Legend: EPD ECU Parameter Definition (Schema) Used by EBT ECPD ECU Configuration Parameter Definition (Schema) Used by S32CT EPC ECU Parameter Configuration (Configuration File) Used by EBT ECVD ECU Configuration Value Description (Configuration File) Used by S32CT</pre>
ARTD-22919	New Feature	<p>[S32K1 1.0.1] OCU: Enable ECPD generation for IP components (CPR_RTD_00544)<*></p> <p>Note: This feature must be implemented by all the modules for which this ticket was cloned (including CDDs). No clone shall be closed with "Not Applicable" or "No Action Taken".</p> <p>How to implement: # Add "options_expr" tags (containing all the necessary options) for the fields of the IP component(s). Please refer to the slides covering "EPD Generation" in Reference #2 below. # To ensure that the ECPD is generated only for your component, modify line 512 in "mcu_data/components/PlatformSDK_S32K3_2021_08/system/codegenerator.js" as follows:</p> <pre>{code:javascript} if (configComponent.isOptionSet("ecucDefinitionCollection") && (configComponent.getId() === "Gmac")) { where you can replace "Gmac" with the ID of your IP component. # Check that there are no errors reported in the Problems view and that the ECPD has been generated in Code Preview. How to validate: # Manually create an EBT plugin using the previously generated ECPD. To achieve this: ## Unzip https://jira.sw.nxp.com/secure/attachment/828304/lp_TS_T40D34M10I0R0.zip in the "output/eclipse/plugins" folder of your K3 work tree / repository. ## Open "lp_TS_T40D34M10I0R0/plugin.xml" and replace all occurrences of "Gmac" with the ID of your IP component. # Create an EBT project (File > New > Configuration Project > Project Name: Tstlp > Next > ECU ID: someld; Target: CORTEXM/S32K3XX > Finish) and add the previously created module (Right click on Tstlp in Project Explorer > Module Configurations... > Double click on your module > OK) CHECKPOINT 1: The module should have been successfully imported into the project. # Go to S32DS and create a valid project using your IP component (or use an already existing one). Please assign a value other than the default value to each setting to avoid default values in this configuration{color}*. Rename your IP component instance and discard the "_1" prefix (e.g. "Gmac_1" > "Gmac"): {panel!}screenshot-1.png! # Generate the [LT/PB]Cfg.h/.c files of your IP component and save them somewhere to avoid overwriting them in a later step. We'll call this set of files OriginalGenerateFiles_. # Generate the ECVD file for your IP component instance (Global Settings > EcvdGenerationMethod = INDIVIDUAL > EcvdOutputPath = <EcvdOutputDir> > Click on the "Generate Configuration" button) # Import the previously generated ECVD file in your EBT project (Right click on Tstlp in Project Explorer > Im and Exporters... > Green Button > Next > File Name: <Browse and select the ECVD file> > Next > Enable path mapping > Finish > Run Importer) CHECKPOINT 2: The ECVD file should have been successfully applied to your module.</pre>

ID	Subtype	Headline and Description
		<p># Save (CTRL S) and generate the project (Right click on Tstlp in Project Explorer > Generate Project) to trigger the EPC generation.</p> <p>CHECKPOINT 3: The EPC file should have been successfully generated (Tstlp/output/output/<lp>.epc)</p> <p># Import the previously generated EPC file in your S32DS project (File > Import > Import ECU Configuration > Path: <EpcOutputDir> > Check "Merge into current configuration" > Check "Check ECUC-MODULE-DEF" value ></p> <p>CHECKPOINT 4: The EPC file should have been successfully imported into your S32DS project. If you get the error "The required modules are not available for the current configuration" it means that the ECUC-MODULE-DEF check has failed and you're not properly using M4_XDM_AR_PKG_NAME in your IP component.</p> <p># Generate again the [LT/PB]Cfg.h/.c files of your IP component and save them somewhere without overwriting the previous set of files. We'll call this new set of files ImportedGenerateFiles_.</p> <p># Compare the OriginalGenerateFiles set with the ImportedGenerateFiles set.</p> <p>CHECKPOINT 5: The comparison should be binary identical. There should be no single difference between the two set of files.</p> <p>Requirements covered by this ticket:</p> <p>CPR_RTD_00544 EA_RTD_00107 EA_RTD_00108</p> <p>References:</p> <p># https://jira.sw.nxp.com/secure/attachment/828307/Ethernet.template # https://nxp1.sharepoint.com/p/s/Zebra/EaMbpShSxPVAq7amkzZx3NMB1LWDIRvDlnrzP1m0TZ9elQ?e=erB0sH (Relevant chapters: "9. EPD Importer Replacing the lost GNU M4 macros", "10. EPD Generation", "11. EPC Importer", "12. EPC Generation")</p> <p>Legend:</p> <p>EPD ECU Parameter Definition (Schema) Used by EBT ECPD ECU Configuration Parameter Definition (Schema) Used by S32CT EPC ECU Parameter Configuration (Configuration File) Used by EBT ECVD ECU Configuration Value Description (Configuration File) Used by S32CT</p>
ARTD-22920	New Feature	<p>[qd] Enable ECPD generation for IP components (CPR_RTD_00544)<*></p> <p>Note:</p> <p>This feature must be implemented by all the modules for which this ticket was cloned (including CDDs). No clone shall be closed with "Not Applicable" or "No Action Taken".</p> <p>How to implement:</p> <p># Add "options_expr" tags (containing all the necessary options) for the fields of the IP component(s). Please refer to the slides covering "EPD Generation" in Reference #2 below.</p> <p># To ensure that the ECPD is generated only for your component, modify line 512 in "mcu_data/components/PlatformSDK_S32K3_2021_08/system/codegenerator.js" as follows:</p> <pre>{code:javascript} if (configComponent.isOptionSet("ecucDefinitionCollection")) && (configComponent.getId() === "Gmac")) { where you can replace "Gmac" with the ID of your IP component. } # Check that there are no errors reported in the Problems view and that the ECPD has been generated in Code Preview.</pre> <p>How to validate:</p> <p># Manually create an EBT plugin using the previously generated ECPD. To achieve this:</p> <pre>## Unzip https://jira.sw.nxp.com/secure/attachment/828304/lp_TS_T40D34M10I0R0.zip in the "output/eclipse/plugins" folder of your K3 work tree / repository. ## Open "lp_TS_T40D34M10I0R0/plugin.xml" and replace all occurrences of "Gmac" with the ID of your IP component. # Create an EBT project (File > New > Configuration Project > Project Name: Tstlp > Next > ECU ID: someld; Target: CORTEXM/S32K3XX > Finish) and add the previously created module (Right click on Tstlp in Project Explorer > Module Configurations... > Double click on your module > OK) CHECKPOINT 1: The module should have been successfully imported into the project. # Go to S32DS and create a valid project using your IP component (or use an already existing one). Please assign a value other than the default value to each setting to avoid default values in this configuration[<color>*]. Rename your IP component instance and discard the "_1" prefix (e.g. "Gmac_1" > "Gmac"): {panel} screenshot-1.png! # Generate the [LT/PB]Cfg.h/.c files of your IP component and save them somewhere to avoid overwriting them in a later step. We'll call this set of files OriginalGenerateFiles_.</pre> <p># Generate the ECVD file for your IP component instance (Global Settings > EcvdGenerationMethod = INDIVIDUAL > EcvdOutputPath = <EcvdOutputDir> > Click on the "Generate Configuration" button)</p> <p># Import the previously generated ECVD file in your EBT project (Right click on Tstlp in Project Explorer > Im and Exporters... > Green Button > Next > File Name: <Browse and select the ECVD file> > Next > Enable path mapping > Finish > Run Importer)</p> <p>CHECKPOINT 2: The ECVD file should have been successfully applied to your module.</p> <p># Save (CTRL S) and generate the project (Right click on Tstlp in Project Explorer > Generate Project) to trigger the EPC generation.</p> <p>CHECKPOINT 3: The EPC file should have been successfully generated (Tstlp/output/output/<lp>.epc)</p> <p># Import the previously generated EPC file in your S32DS project (File > Import > Import ECU Configuration > Path: <EpcOutputDir> > Check "Merge into current configuration" > Check "Check ECUC-MODULE-DEF" value ></p> <p>CHECKPOINT 4: The EPC file should have been successfully imported into your S32DS project. If you get the error "The required modules are not available for the current configuration" it means that the ECUC-MODULE-DEF check has failed and you're not properly using M4_XDM_AR_PKG_NAME in your IP component.</p> <p># Generate again the [LT/PB]Cfg.h/.c files of your IP component and save them somewhere without overwriting the previous set of files. We'll call this new set of files ImportedGenerateFiles_.</p> <p># Compare the OriginalGenerateFiles set with the ImportedGenerateFiles set.</p> <p>CHECKPOINT 5: The comparison should be binary identical. There should be no single difference between the two set of files.</p> <p>Requirements covered by this ticket:</p> <p>CPR_RTD_00544 EA_RTD_00107 EA_RTD_00108</p> <p>References:</p> <p># https://jira.sw.nxp.com/secure/attachment/828307/Ethernet.template # https://nxp1.sharepoint.com/p/s/Zebra/EaMbpShSxPVAq7amkzZx3NMB1LWDIRvDlnrzP1m0TZ9elQ?e=erB0sH (Relevant chapters: "9. EPD Importer Replacing the lost GNU M4 macros", "10. EPD Generation", "11. EPC Importer", "12. EPC Generation")</p> <p>Legend:</p> <p>EPD ECU Parameter Definition (Schema) Used by EBT ECPD ECU Configuration Parameter Definition (Schema) Used by S32CT EPC ECU Parameter Configuration (Configuration File) Used by EBT ECVD ECU Configuration Value Description (Configuration File) Used by S32CT</p>
ARTD-22933	Bug	

ID	Subtype	Headline and Description
		<p>[CAN] CAN_BUSOFF_POLLING_SUPPORT is generated differently between S32CT and EB<*></p> <p>Detailed description (how to reproduce it): Create s32ct / s32k148 project: config CanController_0/ bus-off processing type as POLL config CanController_1/ bus-off processing type as INTERRUPT</p> <p>Make the same settings on EB, then comparing two generated code</p> <p>Preconditions: N/A Test Case ID (internal TC that caught the defect) optional: N/A Observed behavior: !image-2021-12-31-15-28-51-444.png! Expected behavior: Two generators should generate similar code Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: N/A</p>
ARTD-22935	Bug	<p>[S32K1XX][Crypto] Build fail CCOV due to missing define<*></p> <p>Detailed description (how to reproduce it): Build fail CCOV test due to missing define CRYPTO_SPT_ENC_AUTH_KEY_EXPORT in driver and function Crypto_AuthCipherModelsCcmOrGcm not used in CSEC on tag CRYPTO_104</p> <p>Observed behavior: Missing define CRYPTO_SPT_ENC_AUTH_KEY_EXPORT in driver and function Crypto_AuthCipherModelsCcmOrGcm not fenced to only use to HSE</p> <p>Expected behavior: Define CRYPTO_SPT_ENC_AUTH_KEY_EXPORT and function Crypto_AuthCipherModelsCcmOrGcm need to be fenced with M4 tag to avoid compiler warnings.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>
ARTD-22971	Bug	<p>[S32K1XX RTM 1.0.0] [ICU] There are some error with ecpd file in S32DS<*></p> <p>Detailed description (how to reproduce it): The name in line 14 of the ecpd file for FTM Ip is wrong so the plugin from DS is error to convert to EB. It must be "Ftm_lcu".{*}{*}</p> <p>Preconditions: [...]</p> <p>Test Case ID (internal TC that caught the defect) optional: Ip_Ftm_TC_COT_0500 (Ip_Ftm_TS_COT_0500).</p> <p>Observed behavior: ecpd for Ftm is error and ecpd for other HW is not generated.</p> <p>Expected behavior: [...]</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>
ARTD-22966	Bug	<p>[CAN] Missing constraint for numbers of CanIcomRxMessage<*></p> <p>Detailed description (how to reproduce it): Create S32K148 project Enable CanIcom Add CanIcomConfig Add two CanIcomRxMessage_0, CanIcomRxMessage_1 => verification point: gui shall not allow more than 1 CanIcomRxMessag per CanIcomConfig</p> <p>Preconditions: N/A Test Case ID (internal TC that caught the defect) optional: N/A Observed behavior: !image-2022-01-04-10-53-42-522.png! Expected behavior: S32CT should apply constraint as similar as EB Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: N/A</p>
ARTD-23002	Bug	<p>[S32K1XX] [Crypto] Wrong field short name in ECVD file<*></p> <p>Detailed description (how to reproduce it): When config IP layer on S32DS, field short name in file ECVD being filled is "crypto" ,it should be " Csec"</p> <p>Observed behavior: Field short name in ECVD file being filled is "crypto" when config IP layer Csec</p> <p>Expected behavior: Correct field short name is "Csec" when gen ECVD file</p>

ID	Subtype	Headline and Description
		<p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-23015	New Feature	<p>CLONE - [i2c] Enable ECPD generation for IP components (CPR_RTD_00544)<*></p> <p>Note: This feature must be implemented by all the modules for which this ticket was cloned (including CDDs). No clone shall be closed with "Not Applicable" or "No Action Taken". How to implement: # Add "options_expr" tags (containing all the necessary options) for the fields of the IP component(s). Please refer to the slides covering "EPD Generation" in Reference #2 below. # To ensure that the ECPD is generated only for your component, modify line 512 in "mcu_data/components/PlatformSDK_S32K3_2021_08/system/codegenerator.js" as follows: {code:javascript} if (configComponent.isOptionSet("ecucDefinitionCollection") && (configComponent.getId() === "Gmac")) { where you can replace "Gmac" with the ID of your IP component. # Check that there are no errors reported in the Problems view and that the ECPD has been generated in Code Preview. How to validate: # Manually create an EBT plugin using the previously generated ECPD. To achieve this: ## Unzip https://jira.sw.nxp.com/secure/attachment/828304/lp_TS_T40D34M10I0R0.zip in the "output/eclipse/plugins" folder of your K3 work tree / repository. ## Open "lp_TS_T40D34M10I0R0/plugin.xml" and replace all occurrences of "Gmac" with the ID of your IP component. # Create an EBT project (File > New > Configuration Project > Project Name: Tstlp > Next > ECU ID: someld; Target: CORTEXM/S32K3XX > Finish) and add the previously created module (Right click on Tstlp in Project Explorer > Module Configurations... > Double click on your module > OK) CHECKPOINT 1: The module should have been successfully imported into the project. # Go to S32DS and create a valid project using your IP component (or use an already existing one). Please assign a value other than the default value to each setting to avoid default values in this configuration{color}*. Rename your IP component instance and discard the "_1" prefix (e.g. "Gmac_1" > "Gmac"): {panel!}screenshot-1.png! # Generate the [LT/PB]Cfg.h/.c files of your IP component and save them somewhere to avoid overwriting them in a later step. We'll call this set of files OriginalGenerateFiles_ # Generate the ECVD file for your IP component instance (Global Settings > EcvdGenerationMethod = INDIVIDUAL > EcvdOutputPath = <EcvdOutputDir> > Click on the "Generate Configuration" button) # Import the previously generated ECVD file in your EBT project (Right click on Tstlp in Project Explorer > Im and Exporters... > Green Button > Next > File Name: <Browse and select the ECVD file> > Next > Enable path mapping > Finish > Run Importer) CHECKPOINT 2: The ECVD file should have been successfully applied to your module. # Save (CTRL S) and generate the project (Right click on Tstlp in Project Explorer > Generate Project) to trigger the EPC generation. CHECKPOINT 3: The EPC file should have been successfully generated (Tstlp/output/output/<lp>.epc) # Import the previously generated EPC file in your S32DS project (File > Import > Import ECU Configuration > Path: <EpcOutputDir> > Check "Merge into current configuration" > Check "Check ECUC-MODULE-DEF" value > CHECKPOINT 4: The EPC file should have been successfully imported into your S32DS project. If you get the error "The required modules are not available for the current configuration" it means that the ECUC-MODULE-DEF check has failed and you're not properly using M4_XDM_AR_PKG_NAME in your IP component. # Generate again the [LT/PB]Cfg.h/.c files of your IP component and save them somewhere without overwriting the previous set of files. We'll call this new set of files ImportedGenerateFiles_ # Compare the OriginalGenerateFiles set with the ImportedGenerateFiles set. CHECKPOINT 5: The comparison should be binary identical. There should be no single difference between the two set of files. Requirements covered by this ticket: CPR_RTD_00544 EA_RTD_00107 EA_RTD_00108 References: # https://jira.sw.nxp.com/secure/attachment/828307/Ethernet.template # https://nxp1.sharepoint.com/p:/s/Zebra/EaMbpShSxPVAq7amkZx3NMB1LWDIRvDlnrzP1m0TZ9elQ?e=erB0sH (Relevant chapters: "9. EPD Importer Replacing the lost GNU M4 macros", "10. EPD Generation", "11. EPC Importer", "12. EPC Generation") Legend: EPD ECU Parameter Definition (Schema) Used by EBT ECPD ECU Configuration Parameter Definition (Schema) Used by S32CT EPC ECU Parameter Configuration (Configuration File) Used by EBT ECVD ECU Configuration Value Description (Configuration File) Used by S32CT</p>
ARTD-23018	Bug	<p>[icu] Update missing exclusive areas in BSWMD<*></p> <p>Detailed description (how to reproduce it): Do a repo sync on bswmd_creator to sync with the manifest (make sure that you've checked out BLN_BSWMD_CREATOR_04.08.03) Compile the plugin passing parameter GENERATE_BSWMD_FILE=ON to the make command ('p s1 b' in ZTH) If the plugin was compiled successfully and there are no errors from bswmd_creator regarding missing or unmapped exclusive areas, then you can close your clone with "Fixed No Action Taken". Otherwise, proceed with the solutions given in the "Proposed solution" section. Preconditions: N/A Test Case ID (internal TC that caught the defect) optional: N/A Observed behavior: Missing exclusive areas in <Module>_Bswmd.arxml Expected behavior: All exclusive areas are included in <Module>_Bswmd.arxml Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: Potential Issue #1</p>

ID	Subtype	Headline and Description
		<p>Missing exclusive areas for ISRs</p> <p>Solution #1</p> <p>The bswmd_creator script will automatically fetch ISRs from the source code as long as they're defined with ISR(...). Every ISR mentioned in the "exclusive_areas_to_be_defined_in_bsw_scheduler.dox" files shall also be wrapped in ISR(...). For example:</p> <p>ADC_EXCLUSIVE_AREA_70 is used in function ISR(Ctu_Error_Isr) to protect the updates for CTU_IFR register</p> <p>Potential Issue #2</p> <p>Missing exclusive areas for IPL functions which are not called by any HLD function</p> <p>Solution #2</p> <p># Have the EA mentioned in "exclusive_areas_to_be_defined_in_bsw_scheduler.dox" only as used by the IPL function. For example:</p> <p>ADC_EXCLUSIVE_AREA_17 is used in function Adc_Sar_Ip_AbortConversion to protect the updates for ADC_MCR register</p> <p># Add the IPL function in NonASR_ServiceID.xml</p> <p>Note: Do not use other workarounds like artificially mentioning in .dox that the IPL function is called by an HLD function which is included in NonASR_ServiceID.xml (even though, in reality, it's not)</p>
ARTD-23029	Bug	<p>[PWM] Unable to generate phase shift pulses if the phase shift plus the duty cycle is beyond 100%<*></p> <p>Detailed description (how to reproduce it):</p> <p>In {*)FTM Modified Combine Mode{*), it's allowed to have the phase shift plus the duty cycle beyond 100%, i.e. $C(n)V > C(n+1)V$. See below picture:</p> <p>!Cn-Cn+1.png!width=425,height=124!</p> <p>However, in RTD driver, with below condition in Ftm_Pwm_Ip_UpdatePwmChannel(),</p> <p>!image-2022-01-07-10-05-43-635.png!width=473,height=156!</p> <p>The case that the phase shift plus the duty cycle beyond 100% returns an errors, because the secondEdge would be bigger than the {_)ftmPeriod(_}. By changing the code not to return an error when the overflow of the secondEdge_ occurs, it was able to generate a PWM pulse with the phase shift plus the duty cycle beyond 100%</p> <p>Preconditions:</p> <p>FTM is selected as hw peripheral, Modified Combine Mode is used</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>N/A</p> <p>Observed behavior:</p> <p>Unable to generate a PWM pulse with the phase shift plus the duty cycle beyond 100%</p> <p>Expected behavior:</p> <p>Able to generate a PWM pulse with the phase shift plus the duty cycle beyond 100%</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>N/A</p>
ARTD-23034	Bug	<p>[S32K1XX][DIO] Can not generate ecpd file from S32DS<*></p> <p>Detailed description (how to reproduce it):</p> <ol style="list-style-type: none"> 1. Install S32DS 3.4 and devpackage for S32K1XX 2. Layout and generate ecpd file use command: eclipse.exe noSplash application.com.nxp.swtools.framework.application launcher.ini s32ds.ini HeadlessTool Peripherals MCU S32K148 SDKversion PlatformSDK_S32K1_2022_02 ExportSrc ../S32K1XX_101/output/eclipse/plugins/ecpd ExportArgs ecpd ExportComponentIds Gpio_Dio <p>Preconditions:</p> <p>Dio tag: PVT_DIO_S32K1XX_1.0.1_V01</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>IP_Dio_TC_COT_0000</p> <p>Observed behavior:</p> <p>ecpd file was not generated in folder plugins</p> <p>Expected behavior:</p> <p>ecpd file should appear int plugins/ecpd after running command mentioned in detailed description</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>[...]</p>
ARTD-23035	Bug	<p>[CAN] missing information when exporting ecvd for FlexCAN / IP layer / S32K1xx and can't export ecpd<*></p> <p>Detailed description (how to reproduce it):</p> <p>{*)A{*)> Create s32k148 s32ct project</p> <p>Add FlexCAN</p> <p>Configuration with maximum features: include PN network</p> <p>Update code > original configuration (A)</p> <p>Export ecvd, then re-import ecvd</p> <p>Update code > new configuration (B)</p> <p>=> compare A and B, you can observe many diff in .mex files</p> <p>you can re-use attached .mex for reproducing this issue</p> <p>!image-2022-01-07-12-39-57-736.png!</p> <p>B> enable ecpd generation for FlexCAN</p> <p>=> code generation fail error</p> <p>!image-2022-01-07-12-46-58-887.png!</p> <p>Preconditions:</p> <p>N/A</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>Review</p> <p>Observed behavior:</p> <p>ecvd was not exported with all gui data</p> <p>Expected behavior:</p> <p>ecvd should be exported with all gui data</p>

ID	Subtype	Headline and Description
		Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: N/A
ARTD-23045	Bug	[I2c] Fix different short name node in ecvd file<*> Detailed description (how to reproduce it): [...] Fix different in ecvd file on LPI2c DS !image-2022-01-07-16-18-09-660.png! On HLD DS !image-2022-01-10-10-25-24-930.png!image-2022-01-10-10-26-05-981.png!image-2022-01-10-10-29-51-225.png! image-2022-01-10-10-30-45-638.png! Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: [...] Observed behavior: [...] Expected behavior: [...] Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]
ARTD-23049	Bug	[ADC] Adc Hardware Group and Software Continuous can not transfer by DMA since limit check failed<*> Detailed description (how to reproduce it): Adc Hardware Group and Software Continuous can not transfer by DMA since limit check failed because DMA Request was disabled automatically after first transferring is completed. Software Single Access does not affected because if user want to restart conversion, they have to call Adc_StartGroupConversion API again. This will setup DMA again for the group. Preconditions: Limit check is enable Using Dma transfer Using hw trigger oneshot group or software continuous Test Case ID (internal TC that caught the defect) optional: Adc_TC_FCT_1401 Adc_TS_006 cfg BetweenDMA Observed behavior: Enable Hw trigger Start trigger with out range voltage Disable hw trigger Verify that group state is busy because limit check failed Change voltage to in range voltage Start trigger Expect: group status is stream complete Real status: group status is busy and dma did not transfer data ERQ bit of dma to enable hw request from adc did not set Expected behavior: Group status is stream complete Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: N/A
ARTD-23074	Bug	[Port] Difference from generated source files<*> Detailed description (how to reproduce it): Use tag PVT_PORT_S32K1XX_1.0.1_V03 for the plugins Create 2 configuration with the same setting for both requiring the feature Lock Register is enabled. After generating sources, open Port_VS_0_PBcfg.c in both CT and EB 's generated files. Test Case ID (internal TC that caught the defect) optional: N/A Observed behavior: 1. au8Port_PartitionList_VS_0 in CTHL was missing the static keyword as below: !image-2022-01-10-15-12-43-679.png! 2. the array Port_aPinConfigDefault_VS_0 in CT was missing the LK bit enable for Lock Register feature even it was checked in setting phase: !image-2022-01-10-15-13-37-668.png! Expected behavior: au8Port_PartitionList_VS_0 in both CT and EBHL should have the same keyword definition (both have static or both be removed) and Port_aPinConfigDefault_VS_0* in CTHL must generate the PCR value with LK bit (if it is configured)
ARTD-23079	Bug	[UART] Uart HLD and Flexio_Uart IP are missing in S32DS Component window<*> Detailed description (how to reproduce it): Uart HLD and Flexio_Uart IP missing in S32DS Component window Preconditions: NA Test Case ID (internal TC that caught the defect) optional: NA

ID	Subtype	Headline and Description
		<p>Observed behavior: Uart HLD and Flexio_Uart IP are missing in S32DS Component window</p> <p>Expected behavior: Uart HLD and Flexio_Uart IP NOT missing in S32DS Component window</p> <p>!image-2022-01-10-16-27-35-895.png!thumbnail!</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-23092	Bug	<p>[SPI] ECPD HLD missing SpiChannelList in SpiJob container<*></p> <p>Detailed description (how to reproduce it): ECPD HLD missing SpiChannelList in SpiJob container: !image-2022-01-11-09-45-26-337.png!thumbnail!</p> <p>spi ecvd and ecpd file have not SpiChannelList in SpiJob container</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: Spi_TS_COT_002</p> <p>Observed behavior: NA</p> <p>Expected behavior: NA</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-23096	Bug	<p>[S32K1XX 1.0.1 RTM] Fix ECPD generate fail<*></p> <p>Detailed description (how to reproduce it): Can't generate ECPD file on S32DS</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: NA</p> <p>Expected behavior: Generate ECPD successfully</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-23100	Bug	<p>[PWM] Fail at build when running CCOV enable<*></p> <p>Detailed description (how to reproduce it): MCAL_FTM_REG_PROT_AVAILABLE is undefined in Ftm_Pwm_Ip_Cfg.h file. when running with CCOV_ENABLE. it cause fail at build</p> <p>Preconditions: CCOV_ENABLE = ON</p> <p>Test Case ID (internal TC that caught the defect) optional: Pwm_TS_C001</p> <p>Observed behavior: N/A</p> <p>Expected behavior: N/A</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-23102	Bug	<p>[LIN] Function interface don't matching with function API in driver<*></p> <p>Detailed description (how to reproduce it): Function interface don't matching with function API in driver</p> <p>Preconditions: !image-2022-01-11-14-58-20-399.png!</p> <p>Test Case ID (internal TC that caught the defect) optional: !image-2022-01-11-14-58-25-115.png!</p> <p>Observed behavior: NA</p> <p>Expected behavior: NA</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-23115	Bug	<p>[S32K1XX][PORT] Hard Fault Handle when config PTB0 as ADC interleave mode<*></p> <p>Detailed description (how to reproduce it): Use Plugin_1012022, config PTB0 as ADC interleave in IPL, check Port_Ci_Port_Ip_Init</p>


ID	Subtype	Headline and Description
		<p>Preconditions: Port_Ci_Port_Ip_Init can initialize when config ADC interleave Test Case ID (internal TC that caught the defect) optional: IP_Port_Ci_TC_0002/4 Observed behavior: Hard fault when over line 269 !image-2022-01-12-09-34-42-765.png! Expected behavior: Driver can support ADC interleave when call Port_Ci_Port_Ip_Init Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: NA</p>
ARTD-23116	Bug	<p>[WDG] Init Wdog error after calling Wdog_Ip_DeInit function<*></p> <p>Detailed description (how to reproduce it): After Wdog_Ip_DeInit, "UPDATE" bit in CS register is clear to 0 (due to reset value 0000_2980h) When we call Wdog_Ip_Init to Init wdg again, it will raise an error with the check if (!Wdog_Ip_IsUpdateEnabled(Base)) { Status = WDOG_IP_STATUS_ERROR; } So we can Init again after call Wdog_Ip_Init. Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: [...] Observed behavior: "UPDATE" bit is disable after call Wdog_Ip_DeInit function Expected behavior: "UPDATE" bit should be set after call Wdog_Ip_DeInit function Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>
ARTD-23125	Bug	<p>[WDG] Can't generate ecvd file for HLD and IP on S32DS<*></p> <p>Detailed description (how to reproduce it): Step 1: Create new project into S32DS Step 2: For IP: add Wdog_Ip, Ewm_Ip components For HLD: add Wdg, Wdg_43_Instance1, Mcu components Step 3: Click Peripherals > Global Settings > Select Directory > Generate Configuration Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: [...] Observed behavior: Cannot generate ecvd file for HLD and IP after creating configuration !image-2022-01-12-15-01-30-164.png! Expected behavior: Can generate ecvd file Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>
ARTD-23127	Bug	<p>[ADC] Build fail: "unresolved symbols: EndConversionNotification" when configuring transfer types are different between multi VS</p> <p>„Detailed description (how to reproduce it): Build fail: ""unresolved symbols: EndConversionNotification"" when configuring transfer types are different between multi VS Preconditions: VS_0: ADC0: AdcTransferType: ADC_INTERRUPT ADC1: AdcTransferType: ADC_DMA VS_1: ADC0: AdcTransferType: ADC_DMA ADC1: AdcTransferType: ADC_INTERRUPT Test Case ID (internal TC that caught the defect) optional: Adc_TC_FCT_1601 Adc_TS_023 cfg 3VS_PC_DMA Observed behavior: Build fail log: [elxr] (error #412) unresolved symbols: 2 Adc_Ipw_Adc0DmaTransferCompleteNotification from Adc_Ip_VS_1_PBcfg_c.o Adc_Ipw_Adc0DmaTransferCompleteNotification from Dma_Ip_VS_1_PBcfg_c.o Only ADC_UNIT_1_DMA_TRANSFER_USED and ADC_UNIT_0_END_CONVERSION_NOTIF_USED define in ADC_CfgDefines.h Expected behavior: Build done Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: N/A</p>

ID	Subtype	Headline and Description
ARTD-23128	Bug	<p>[Rte] PRIMASK might not be read during usermode /s32k11x<*></p> <p>Detailed description (how to reproduce it): On {s32k116(*)}, i have observed that PRIMASK (when could not be read during {usermode{*)}) !image-2022-01-12-17-43-58-256.png! Preconditions: s32k11x and usermode Test Case ID (internal TC that caught the defect) optional: CAN_TC_FCT_0563, CAN_TC_FCT_0564 Observed behavior: set PRIMASK = 1 (by invoking sys_disableAllInterrupts) => Can_schm_read_msr return 0 Expected behavior: set PRIMASK = 1 (by invoking sys_disableAllInterrupts) => Can_schm_read_msr return 1 Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: N/A</p>
ARTD-23155	Bug	<p>[CAN] Fail to handle rx data frame, in case of sooner response / poll method</p> <p>„Detailed description (how to reproduce it): A*> Please see attached file B*> FlexCAN_Ip_MainFunctionWrite should check state->mbs[mb_idx].state (similar as FlexCAN_Ip_MainFunctionRead) to ensure safety C*> FlexCAN_Ip_MainFunctionWrite does not invoke callback after tx complete (but FlexCAN_Ip_MainFunctionRead invoke callback after rx complete) => this seem to be inconsistent. For example: users installed callback and being using tx, rx interrupt with both ones notified. Then they change manner (at runtime) from tx,rx interrupt => tx,rx poll, now rx callback still remain but tx callback will not. => This inconsistency should be documented Preconditions: N/A Test Case ID (internal TC that caught the defect) optional: Ip_FlexCAN_TC_FCT_1027 Observed behavior: sooner response frame can not be handled in POLL mode. Expected behavior: apply similar implemetation for FlexCAN_Ip_MainFunctionWrite Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: N/A</p>
ARTD-23159	Bug	<p>[ADC] Compiler warning for adc driver<*></p> <p>Detailed description (how to reproduce it): Compiler warning for adc driver Preconditions: N/A Test Case ID (internal TC that caught the defect) optional: All tests on station Observed behavior: Compiler warning report Expected behavior: No warning Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: N/A</p>
ARTD-23161	Bug	<p>[SPI] Spi_SyncTransmit with length is 0 not Timeout error<*></p> <p>Detailed description (how to reproduce it): Sync Transmit 1 job / 1 channel with 0 lengh EB. Lpspi_Ip_SyncTransmit: State->RxIndex = State->ExpectedFifoReads =0 not into while loop so not check timeout and return LPSPi_IP_IDLE !image-2022-01-14-16-12-26-000.png!thumbnail! Preconditions: Sync Transmit 1 job / 1 channel with 0 lengh EB: Spi_SetupEB(SpiConf_SpiChannel_007, Spi_TestDataTx[0], Spi_TestDataRx[0], 0) !image-2022-01-14-16-17-47-639.png!thumbnail! Test Case ID (internal TC that caught the defect) optional: Spi_TC_PER_1000 Observed behavior: Lpspi_Ip_SyncTransmit return LPSPi_IP_IDLE Spi_SyncTransmit return E_OK Expected behavior: Lpspi_Ip_SyncTransmit return LPSPi_IP_TIMEOUT Spi_SyncTransmit return E_NOT_OK Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: NA</p>

ID	Subtype	Headline and Description
ARTD-23199	Bug	<p>[BASE][S32CT] ECVD files containing INDEX elements don't pass the XSD validation<*></p> <p>Detailed description (how to reproduce it): Generate the ECVD file of a component containing a setting that defines a "requiresIndex" option. Validate the generated ECVD file against the XSD. Preconditions: ECVD file containing an INDEX element Test Case ID (internal TC that caught the defect) optional: N/A Observed behavior: ECVD files containing INDEX elements don't pass the validation check of the schema definition (AUTOSAR_00046.xsd) Expected behavior: ECVD files containing INDEX elements pass the validation check of the schema definition (AUTOSAR_00046.xsd) Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: INDEX elements should not be generated in the middle of another group's sequence. In particular, for ECUC-CONTAINER-VALUE, the INDEX element shall be placed between SHORT-NAME and DEFINITION-REF elements.</p>
ARTD-23248	Bug	<p>[gpt] Update missing exclusive areas in BSWMD<*></p> <p>Detailed description (how to reproduce it): Do a repo sync on bswmd_creator to sync with the manifest (make sure that you've checked out BLN_BSWMD_CREATOR_04.08.06) Do a repo sync on perl_common_utils to sync with the manifest (make sure that you've checked out BLN_PERL_COMMON_UTILS_01.01.03) Compile the plugin passing parameter GENERATE_BSWMD_FILE=ON to the make command ('p s1 b' in ZTH) If the plugin was compiled successfully and there are no errors from bswmd_creator regarding missing or unmapped exclusive areas, then you can close your clone with "Fixed No Action Taken". Otherwise, proceed with the solutions given in the "Proposed solution" section. After generating the plugin, there are some errors as image below: !screenshot-1.png!thumbnail! !screenshot-2.png!thumbnail! Preconditions: N/A Test Case ID (internal TC that caught the defect) optional: N/A Observed behavior: Missing exclusive areas in <Module>_Bswmd.arxml Expected behavior: All exclusive areas are included in <Module>_Bswmd.arxml Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: Potential Issue #1 Missing exclusive areas for ISRs Solution #1 The bswmd_creator script will automatically fetch ISRs from the source code as long as they're defined with ISR(...). Every ISR mentioned in the "exclusive_areas_to_be_defined_in_bsw_scheduler.dox" files shall also be wrapped in ISR(...). For example: ADC_EXCLUSIVE_AREA_70 is used in function ISR(Ctu_Error_Isr) to protect the updates for CTU_IFR register Potential Issue #2 Missing exclusive areas for IPL functions which are not called by any HLD function Solution #2 # Have the EA mentioned in "exclusive_areas_to_be_defined_in_bsw_scheduler.dox" only as used by the IPL function. For example: ADC_EXCLUSIVE_AREA_17 is used in function Adc_Sar_Ip_AbortConversion to protect the updates for ADC_MCR register # Add the IPL function in NonASR_ServiceID.xml Note: Do not use other workarounds like artificially mentioning in .dox that the IPL function is called by an HLD function which is included in NonASR_ServiceID.xml (even though, in reality, it's not)</p>
ARTD-23252	Bug	<p>[S32K14XW][EEP] Fix compiler warning in function Ftfc_Eep_Ip_Write<*></p> <p>Detailed description (how to reproduce it): For S32K14XW, when building a test suite by gcc compiler, appeared 2 warning. Preconditions: Make generate completely Observed behavior: Appear warning when building test suite with S32K14XW Expected behavior: No warning when building test suite with S32K14XW Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>
ARTD-23263	Bug	<p>[S32K1XX_1.0.1][ICU] Fix version checking AUTOSAR of inter module inclusion<*></p> <p>Detailed description (how to reproduce it): Checking lcu_ipw_Types.h Autosar major version is not checked for Cmp_Ip_Types.h Autosar minor version is not checked for Cmp_Ip_Types.h Autosar revision version is not checked for Cmp_Ip_Types.h Vendor ID is not checked for Cmp_Ip_Types.h</p>

ID	Subtype	Headline and Description
		<p>Checking Ftm_Icu_Ip_Irq.c Autosar major version is not checked for Mcal.h Autosar minor version is not checked for Mcal.h Ftm_Icu_Ip_Irq.c and Mcal.h need at least MINOR and MAJOR checking for Autosar version checking of inter module inclusion</p> <p>Checking Lpit_Icu_Ip_Irq.c Autosar major version is not checked for Mcal.h Autosar minor version is not checked for Mcal.h Lpit_Icu_Ip_Irq.c and Mcal.h need at least MINOR and MAJOR checking for Autosar version checking of inter module inclusion</p> <p>Checking Lptmr_Icu_Ip_Irq.c Autosar major version is not checked for Mcal.h Autosar minor version is not checked for Mcal.h Lptmr_Icu_Ip_Irq.c and Mcal.h missing DISABLE_MCAL_INTERMODULE_ASR_CHECK for autosar version checking of intermodule inclusion</p> <p>Checking Port_Ci_Icu_Ip_Irq.c Autosar major version is not checked for Mcal.h Autosar minor version is not checked for Mcal.h Port_Ci_Icu_Ip_Irq.c and Mcal.h need at least MINOR and MAJOR checking for Autosar version checking of inter module inclusion</p> <p>Preconditions: use version checking between files</p> <p>Test Case ID (internal TC that caught the defect) optional: Icu_TC_WIR_003(Icu_TS_001)</p> <p>Observed behavior: There are still some version checking errors between files as described</p> <p>Expected behavior: No more error checking version between files as described</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Verify all files & fix version checking between each file that mentioned at attachment file</p>
ARTD-23261	Bug	<p>[ADC] Import ECVD with errors from S32ConfigurationTool to Tresos configurator<*></p> <p>Detailed description (how to reproduce it): [ADC] Import ECVD with errors from S32CT to EBT</p> <p>Steps: # Create new project wizard on S32DS and add component Adc # Generate ECVD for Adc component # Create new project wizard on EBT and add component Adc # Import ECVD and enable auto mapping # Run importer # VERIFICATION_POINT: Run importer without error, no error on EBT project => FAIL !image-2022-01-18-14-50-14-333.png!</p> <p>Workaround: replace AdcUserCfg to Adc in ecvd file !image-2022-01-18-14-54-12-843.png!</p> <p>Preconditions: Test Case ID (internal TC that caught the defect) optional: Adc_TS_COT_003</p> <p>Observed behavior: Expected behavior: Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-23274	Bug	<p>[S32K1XX][Crypto] Fix compiler warning<*></p> <p>Detailed description (how to reproduce it): Some compiler warning founded by tool when run test with tag CRYPTO_106 : warning #1797-D: external identifier shall have exactly one definition@8 uint8 Crypto_au8NvramBlob1[CRYPTO_SIZEOF_NVRAM_BLOB_1] = CRYPTO_NVRAM_BLOB_1_INITIALIZER; unused parameter 'u32PartitionId' [-Wunused-parameter] const uint32 u32PartitionId, Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: See detail at attachment file</p> <p>Expected behavior: No compiler warning is founded from driver</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-23275	Bug	<p>[UART] - Build fail on CT IP driver when adding a callback parameter<*></p> <p>Detailed description (how to reproduce it): Import any IP uart driver CT component in S32DS. Configure a callback parameter. Generate the configuration files.</p> <p>Preconditions: [...]</p> <p>Test Case ID (internal TC that caught the defect) optional: [...]</p> <p>Observed behavior: There is a build fail on this configuration</p>

ID	Subtype	Headline and Description
		<p>Expected behavior: Analyze the Uart Callback Parameter usage. Define a way to define/declare the callback in parameter. Fix build error. Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>
ARTD-23278	Bug	<p>[s32k1xx 1.0.1][fee]error gen config is different between EB and DS<*></p> <p>Detailed description (how to reproduce it): the config files is generated are different between EB and DS Preconditions: N/A Test Case ID (internal TC that caught the defect) optional: N/A Observed behavior: the config files is generated are different between EB and DS Expected behavior: the config files is generated are samebetween EB and DS Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>
ARTD-23291	Bug	<p>[WDG] Generate fail ECVD for Wdg_43_Instance1 on S32DS<*></p> <p>Detailed description (how to reproduce it): Step 1: Custom tool [^validate_ip_ecpd.pl] Step 2: Update file [^plugin.xml] Step 3: Update [^Wdg_TS_COT_005.mak] file Step 4: clean generate Wdg_TS_COT_005_CFG_SETS = s32k148_lqfp176 Step 5: Compare all files in original_configuration folder with new_configuration folder Step 6: Import Wdg_43_Instance1.epc at path: "...\output\S32K1XX_S32K148\wdg\Wdg_TS_COT_005_cfgs32k148_lqfp176\generate_s32ct\output" into S32DS Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: [...] Observed behavior: Wdg_43_Instance1.ecpd not matching between EB and CT !image-2022-01-19-16-12-00-689.png!width=1042,height=151! Unable to generate .c and .h files related to Wdg_43_instance1 for EB !image-2022-01-19-16-14-39-466.png!width=972,height=221! Error when importing epc file into S32DS !image-2022-01-19-16-13-37-326.png!width=644,height=370! Expected behavior: Generate ecvd successfully for Wdg_43_Instance1 Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>
ARTD-23290	Bug	<p>[Port] Wrong macro usage in Port_Ci_Port_Ip_SetGlobalPinControl<*></p> <p>Detailed description (how to reproduce it): Use tag PORT_134 for the plugins. Open Port_Ci_Port_Ip.c and look for the Port_Ci_Port_Ip_SetGlobalPinControl function. Test Case ID (internal TC that caught the defect) optional: IP_Port_Ci_TC_0001.c Observed behavior: The macro PORT_GPCLR_GPWE_SHIFT used in the switch case was duplicated from PORT_GLOBAL_CONTROL_LOWER_HALF_PINS to PORT_GLOBAL_CONTROL_UPPER_HALF_PINS as below: !image-2022-01-19-15-26-26-085.png! According to the Header files, It should be PORT_GPCHR_GPWE_SHIFT. Expected behavior: The macro should be correct corresponding each register definitions</p>
ARTD-23302	Bug	<p>[S32K1XX RTM 1.0.0] [ICU] There are some error with ecpd file in S32DS<*></p> <p>Detailed description (how to reproduce it): When import ICU ecvd file into EB project, there are 4 fields in channel turned on: IcuSignalEdgeDetection, IcuSignalMeasurement, IcuTimestampMeasurement, IcuWakeUp . With project in EB, user have to disable the field not corresponding with the mode of channel manually. So when user import ecvd file to EB, the error appear as the following : !image-2022-01-20-09-06-09-109.png! !image-2022-01-20-09-06-38-290.png!</p> <p>Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: Icu_TS_COT_001 Observed behavior: Expected behavior: The components of other mode is disabled automatically.</p>

ID	Subtype	Headline and Description
		<p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-23312	Bug	<p>[S32DS][S32K11X] Build fails with new project on S32DS<*></p> <p>Detailed description (how to reproduce it):</p> <ol style="list-style-type: none"> 1. Install S32DS3.4 with devpackage: SW32K1_S32DS_3.4.1_D2106.zip and update_site: S32K1XX_RTD_4_4_RTM_1_0_1_DS_updatesite_2201_signed.zip 2. Integrate GHS 202014 and IAR 8.40.3 into S32DS <p>2. Create new project following steps:</p> <p>Step1: In S32DS choose File > New > S32DS Application project</p> <p>Step2: Fulfill project name and Choose Family (S32K1xx) > S32K1XX(Test all derivatives: S32K116, S32K118, S32K142, S32K142W, S32K144, S32K144W, S32K146, S32K148) > Next</p> <p>Step3: Select required tool chain plugin from toolchain tab x number of tools chains</p> <p>Step4: Type a project name(e.g NewProject).</p> <p>Step5: Select SDK version</p> <p>Step6: Click Finish</p> <p>Step7: Build project with RAM and FLASH</p> <p>Step8: Click on Update code</p> <p>Step9: Build project with RAM and FLASH</p> <p>Preconditions: [...]</p> <p>Test Case ID (internal TC that caught the defect) optional: [...]</p> <p>Observed behavior:</p> <p>Build fails with RAM on GCC 9.2 on S32K116 before and after updating code:</p> <p>Invoking: Standard S32DS C Linkerarm-none-eabi-gcc o "gcc.elf" "@gcc.args" d:/zebra/integration/s32k1xx_101/cycle1/s32k1xx_101_c1/s32ds/build_tools/gcc_v9.2/gcc-9.2-arm32-eabi/bin/./lib/gcc/arm-none-eabi/9.2.0/././././arm-none-eabi/bin/real-ld.exe: gcc.elf section ".sram" will not fit in region ".int_sram":d:/zebra/integration/s32k1xx_101/cycle1/s32k1xx_101_c1/s32ds/build_tools/gcc_v9.2/gcc-9.2-arm32-eabi/bin/./lib/gcc/arm-none-eabi/9.2.0/././././arm-none-eabi/bin/real-ld.exe: region ".int_sram" overflowed by 6232 bytescollect2.exe: error: ld returned 1 exit statusmake: [makefile:39: gcc.elf] Error 1"make j4 all" terminated with exit code 2. Build might be incomplete.</p> <p>Warnings when building with FLASH on GCC 9.2 on S32K116 and both of FLASH/RAM on S32K118 before updating code:</p> <pre>arm-none-eabi-gcc "@RTD/src/Clock_Ip.args" MMD MP MF"RTD/src/Clock_Ip_Divider.d" MT"RTD/src/Clock_Ip_Divider.o" o "RTD/src/Clock_Ip_Divider.o" ".//RTD/src/Clock_Ip_Divider.c" ./RTD/src/Clock_Ip.c:138:16: warning: 'Clock_Ip_bObjectsAreInitialized' defined but not used [-Wunused-variable] 138 static boolean Clock_Ip_bObjectsAreInitialized = FALSE; / Clock objects are initialized. /</pre> <p>Build fails with flash on GHS compiler S32K118 after updating code:</p> <pre>make all make: No rule to make target 'D:/Zebra/Integration/S32K1XX_101/cycle1/S32K1XX_101_C1/ws.it.c1/ghs118/generate/include/Clock_Ip_BOARD_InitPeripherals_PBcfg.h', needed by 'generate/src/Clock_Ip_Cfg.o'. Stop. "make all" terminated with exit code 2. Build might be incomplete. Warning when building with FLASH/ RAM before and after updating code on IAR for all derivative: IAR ELF Linker V8.40.3.268/W32 for ARM Copyright 2007-2020 IAR Systems AB. Warning[Ls015]: [stack usage analysis] at least one function appears to be uncalled. Example: "BusFault_Handler". A complete list of uncalled functions is in the map file. 576 bytes of readonly code memory 892 bytes of readonly data memory 1'048 bytes of readwrite data memory Expected behavior: Have no warnings, errors when building new project on all compilers Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</pre>
ARTD-23311	Bug	<p>[EEP] Fix warning duplicate when run CheckDef tool<*></p> <p>Detailed description (how to reproduce it):</p> <ol style="list-style-type: none"> 1. Setup and run CheckDefs tool. 2. Check RTD_EEP_CheckDefsReport.xlsx file 3. It appeared some WARNING Multiple Definition and Different Value at Ftfc_Eep_Ip.c file. <p>Preconditions:</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>Observed behavior:</p> <p>Expected behavior:</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-23317	Bug	<p>[Uart] Need insert error message when configure Baudrate divider is out of range<*></p> <p>Detailed description (how to reproduce it):</p> <p>If user configure high reference clock and low baudrate, baudrate divider is more than 255 which is out of range. So driver needs to insert error message to avoid hard fault of hardware</p>  <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p>

ID	Subtype	Headline and Description
		<p>Observed behavior: When user configure high reference clock and low baudrate, baudrate divider is more than 255 which is out of range driver didn't insert error message to avoid hard fault of hardware.</p> <p>Expected behavior: Error message appeared when user configured invalid Baudrate divider</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Update valid condition expr attribute of Desire Baudrate node in S32CT</p>
ARTD-23328	Bug	<p>[PORT] Disable the configuration of CommonPublishedInformation container in S32DS<*></p> <p>Detailed description (how to reproduce it): In S32CT, Port driver still allows user to config all the parameters in CommonPublishedInformation container. It will violate the Autosar expectation. Please refer General Specification of Basic Software Modules AUTOSAR CP Release 4.4.0 documentaion chapter 10.3Published Information</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: Expected behavior: Port driver disables the configuration of that container in S32DS</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-23329	Bug	<p>[DIO] Disable the configuration of CommonPublishedInformation container in S32DS<*></p> <p>Detailed description (how to reproduce it): In S32CT, Port driver still allows user to config all the parameters in CommonPublishedInformation container. It will violate the Autosar expectation. Please refer General Specification of Basic Software Modules AUTOSAR CP Release 4.4.0 documentaion chapter 10.3Published Information</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: Expected behavior: Port driver disables the configuration of that container in S32DS</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-23332	Bug	<p>[CAN] redundant check pState->mbs[u32Mbldx].isPolling inside FlexCAN_IRQHandlerTxMB<*></p> <p>Detailed description (how to reproduce it): [...]</p> <p>Preconditions: analysis ccov report (MCDC tab) !image-2022-01-21-14-05-50-639.png thumbnail!</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: redundant check causes uncovered code in MCDC report !image-2022-01-21-14-12-20-287.png thumbnail!</p> <p>Expected behavior: analysis redundant code</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-23334	Bug	<p>[S32K1XX 1.0.1] Update example in S32DS<*></p> <p>Detailed description (how to reproduce it): In S32DS interface, there are 4 fields in channel turned on automatically with old project: IcuSignalEdgeDetection, IcuSignalMeasurement, IcuTimestampMeasurement, IcuWakeup. This is due to the change relating to ecpd in ticket bug ARTD-23302. So user have to remove the component of the field not corresponding with the mode of channel manually, the error appear as the following : !image-2022-01-21-14-23-57-087.png!</p> <p>Preconditions: [N/A]</p> <p>Test Case ID (internal TC that caught the defect) optional: [N/A]</p> <p>Observed behavior: Just one mode of channel is enabled.</p> <p>Expected behavior: Remove the fields not belong current channel</p>

ID	Subtype	Headline and Description
		Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: Remove the fields not belong current channel
ARTD-23360	Bug	[pwm] Fix all violations (HIS + MISRA + VSMD reports)<*> Detailed description (how to reproduce it): Create HIS MISRA VSMD reports Fix all violations for HIS MISRA VSMD reports *Reference: MISRA Deviation List: [https://bitbucket.sw.nxp.com/projects/ASPA/repos/real_time_drivers/browse/Generic/SW%20Development/RTD%20MISRA%20Deviations.xlsx] [https://confluence.sw.nxp.com/pages/viewpage.action?pagelId=133734230] RTD Quality Criteria: [https://bitbucket.sw.nxp.com/projects/ASPA/repos/real_time_drivers/browse/Generic/Quality%20Assurance/RTD%20AASWS%20Gate%20and%20Release%20Criteria.xlsx] VSMD report: 0 warning, 0 error for RTM release MISRA report: 0 unjustified MISRA violations HIS report: !image-2021-08-30-12-26-52-249.png! Preconditions: NA Test Case ID (internal TC that caught the defect) optional: NA Observed behavior: NA Expected behavior: NA All violations fix and follow RTD Quality Criteria Proposed solution optional: Fix all MISRA, HIS, VSMD violations
ARTD-23375	Bug	[LIN] The driver doesn't report error if PID is set incorrectly by user<*> Detailed description (how to reproduce it): A LIN frame was configured with an incorrect PID value, e.g. PID=0x10. However, the driver doesn't report any error in Lin_SendFrame() function, although the frame couldn't be sent at all. Preconditions: A LIN frame was configured with an incorrect PID value. Test Case ID (internal TC that caught the defect) optional: N/A Observed behavior: The LIN driver doesn't report any error in Lin_SendFrame() function Expected behavior: The LIN driver shall report error in Lin_SendFrame() function in case PID was incorrect set by user. Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: CE's comment: When going down the Lin_SendFrame() path it was seen that the parity was set incorrectly, so Lin_lpw_CheckFrameInfo() was returning E_NOT_OK. However, TempReturn does not change from initialization in Lin_lpw_SendFrame(), so eventually Lin_SendFrame() will return E_OK. It was a typical issue of missing "else" condition in the implementation. A possible workaround would be adding the missing "else" condition in the "if" statement. Something like: !image-2022-01-25-14-07-05-171.png!
ARTD-23394	Bug	[S32K1][SPI] Fix violations HIS reports<*> Detailed description (how to reproduce it): Fix all violations for HIS reports Preconditions: NA Test Case ID (internal TC that caught the defect) optional: NA Observed behavior: NA Expected behavior: NA Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: Fix all MISRA, HIS, VSMD violations
ARTD-23399	Bug	[CRC] Example on both CT and EB build with error<*> Detailed description (how to reproduce it): Import Example on S32DS and EB Generate and update code Build example project > some error occurred Observed behavior: Build with error on both EB and CT example Expected behavior:

ID	Subtype	Headline and Description
		All examples should build and run OK
ARTD-23404	Bug	<p>[WDG] Some structs of driver is in invalid state when calling Wdg_SetMode FAST MODE or OFF MODE in Instance 1 EWM<*></p> <p>Detailed description (how to reproduce it): Step 1: Init wdg with Instance 1(EWM) Step 2: Call Set Mode in EWM Std_ReturnType Wdg_Ipw_SetMode(Wdg_Ipw_InstanceType Instance, const Wdg_Ipw_ConfigType const IpwConfig) { Std_ReturnType Ret = (Std_ReturnType) E_OK; #if (WDOG_IP_USED == STD_ON) Wdog_Ip_StatusType RetIp = WDOG_IP_STATUS_SUCCESS; #endif /*(WDOG_IP_USED == STD_ON)*/ Wdg_Ipw_aelp[Instance] = IpwConfig->eWdgIp; switch (Wdg_Ipw_aelp[Instance]) { #if (WDOG_IP_USED == STD_ON) case WDG_IPW_WDOG_IP: RetIp = Wdog_Ip_Config((uint8)Instance, IpwConfig->pWdogConfig); if (RetIp != WDOG_IP_STATUS_SUCCESS) { if (WDOG_IP_STATUS_TIMEOUT == RetIp) { / Raise a runtime det for Osif timeout expired*/ (void)Det_ReportRuntimeError((uint16)WDG_IPW_MODULE_ID, (uint8)Instance, (uint8)WDG_IPW_SETMODE_ID, (uint8)WDG_IPW_E_PARAM_TIMEOUT); } Ret = (Std_ReturnType) E_NOT_OK; } break; #endif /*(WDOG_IP_USED == STD_ON)*/ #if (EWM_IP_USED == STD_ON) case WDG_IPW_EWM_IP: (void)IpwConfig; Ret = (Std_ReturnType) E_NOT_OK; break; #endif /*(EWM_IP_USED == STD_ON)*/ default: Ret = (Std_ReturnType) E_NOT_OK; break; } return Ret; } If mode = Slow mode: it will go to case case WDG_IPW_EWM_IP => Correct case If mode = Fast or Off mode: It will go to case default because the Wdg_ModeSettings[Mode] in EWM only have data in SlowMode, it is NULL_PTR in Fast and OFF mode => so Wdg_Ipw_aelp[Instance] = IpwConfig->eWdgIp will return random value => the code will go to default case, and sometime lead to hardfault !screenshot-1.png!thumbnail! !screenshot-2.png!thumbnail! Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: [...] Observed behavior: [...] Expected behavior: [...] Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>
ARTD-23414	Bug	<p>[dio] [S32CT] Incorrect enable attributes for ConfigTimeSupport fields<*></p> <p>Detailed description (how to reproduce it): Manually check the ConfigTimeSupport fields of the S32CT component / template Preconditions: N/A Test Case ID (internal TC that caught the defect) optional: N/A Observed behavior: POST_BUILD_VARIANT_USED has enable="false" IMPLEMENTATION_CONFIG_VARIANT has enable="false" Expected behavior: POST_BUILD_VARIANT_USED has enable="false" if and only if postBuildVariantSupport="false" in the config set's options_expr. IMPLEMENTATION_CONFIG_VARIANT has enable="true" or no enable attribute (which is equivalent to enable="true"). Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: POST_BUILD_VARIANT_USED has enable="false" if and only if postBuildVariantSupport="false" in the config set's options_expr. IMPLEMENTATION_CONFIG_VARIANT has enable="true" or no enable attribute (which is equivalent to enable="true").</p>
ARTD-23435	Bug	<p>[qd] [S32CT] Incorrect enable attributes for ConfigTimeSupport fields<*></p> <p>Detailed description (how to reproduce it):</p>

ID	Subtype	Headline and Description
		<p>Manually check the ConfigTimeSupport fields of the S32CT component / template</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: POST_BUILD_VARIANT_USED has enable="false" IMPLEMENTATION_CONFIG_VARIANT has enable="false"</p> <p>Expected behavior: POST_BUILD_VARIANT_USED has enable="false" if and only if postBuildVariantSupport="false" in the config set's options_expr. IMPLEMENTATION_CONFIG_VARIANT has enable="true" or no enable attribute (which is equivalent to enable="true"). Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: POST_BUILD_VARIANT_USED has enable="false" if and only if postBuildVariantSupport="false" in the config set's options_expr. IMPLEMENTATION_CONFIG_VARIANT has enable="true" or no enable attribute (which is equivalent to enable="true").</p>
ARTD-23491	New Feature	<p>[MCU] Investigate test case failure on S32K1XX<*></p> <p>Investigate test case failure and request station run again</p>
ARTD-23551	Bug	<p>[I2c] Fix warning gennerate and build for example K1XX<*></p> <p>Detailed description (how to reproduce it): [...] !image-2022-02-07-10-06-46-831.png!</p> <p>Preconditions: [...]</p> <p>Test Case ID (internal TC that caught the defect) optional: [...]</p> <p>Observed behavior: [...]</p> <p>Expected behavior: [...]</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-23554	Bug	<p>[QDEC] Example generate fail<*></p> <p>Detailed description (how to reproduce it): all ds example generate fail as in attach file: example HLD jump to hard_fault_handle after call Mcu_Init(NULL_PTR) function, please double check ConfigTimeSupport for Mcu</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: Ftm_Qdec_Ip_Example, Qdec_Example</p> <p>Observed behavior: generate fail</p> <p>Expected behavior: generate pass</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: {_}should be update ConfigTimeSupport:{_}{_}!image-2022-02-10-09-35-00-145.png!{_}</p>
ARTD-23558	Bug	<p>[WDG] Generate fail when using Bus CLK on S32K11X due to incorrect clock value range<*></p> <p>Detailed description (how to reproduce it): Step 1: Prepare a test in with config of Instance 0: WdgClockValue = 48000 WdgClockSelection = Bus_Clock Step 2: Generate test and get error: Invalid value for node "/AUTOSAR/TOP-LEVEL-PACKAGES/Wdg/ELEMENTS/Wdg/WdgSettingsConfig/WdgSettingsFast/ WdgClockValue": Value out of range: is "48000" but must be ">= 0" and "<= 40000" It seems that the clock value condition is incorrect because Bus clock frequency can be larger than 40Mhz !image-2022-02-07-13-43-52-121.png!thumbnail!</p> <p>Preconditions: [...]</p> <p>Test Case ID (internal TC that caught the defect) optional: [...]</p> <p>Observed behavior: Generate fail when using bus clock 's frequency larger than 40Mhz</p> <p>Expected behavior: Correct value range to make sure generate test normally</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-23581	Bug	<p>[S32K1XX] [Crypto] Missing field CommonPublishedInformation in ECVD file of HLD<*></p>

ID	Subtype	Headline and Description
		<p>Detailed description (how to reproduce it): When config HL layer on S32DS , ECVD file missing field " CommonPublishedInformation" Test Case ID (internal TC that caught the defect) optional: Crypto_TS_COT_007 Observed behavior: When config HL layer on S32DS , ECVD file missing field " CommonPublishedInformation", see detail at attachments site Expected behavior: When config HL layer on S32DS, ECVD file have all field Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>
ARTD-23587	Bug	<p>[ICU][S32K1XX RTM 1.0.1] Fix the configuration for example<*></p> <p>Detailed description (how to reproduce it): In the example Ftm_Icu_Ip_BlinkLed_S32K118 in S32DS, the OSIF_COUNTER_DUMMY need to be selected as default to avoid the stop in function Clock_Ip_Init: !image-2022-02-08-17-34-25-984.png!</p> <p>Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: [...] Observed behavior: [...] Expected behavior: [...] Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>
ARTD-23611	Bug	<p>[PORT] Verify the MISRA's violations for S32K1<*></p> <p>Detailed description (how to reproduce it): !image-2022-02-09-15-37-58-140.png!</p> <p>Preconditions: NA Test Case ID (internal TC that caught the defect) optional: NA Observed behavior: There are some MISRA, HIS, VSMD violations appear in the report. Expected behavior: All the violations need to be fixed/commented out Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: NA</p>
ARTD-23615	Bug	<p>[Port] CTHL Cannot generate ECPD file from S32DS<*></p> <p>Detailed description (how to reproduce it): Use tag PVT_PORT_S32K1XX_1.0.1_V06 for the plugins Try to generate ecpg file from random configuration in S32DS layout by one of below ways: 1. Open codegenerator.js in eclipse\mcu_data\components\PlatformSDK_S32K1_2022_02\system and change some lines of code in ecpg session 2. Run cmd in eclipse to take the template configuration ecpg Test Case ID (internal TC that caught the defect) optional: N/A Observed behavior: Both ways cannot generate ecpg files. With S32DS interface if correct the codegenerator.js, many errors occur as the picture below: !image-2022-02-09-16-38-57-607.png! !image-2022-02-09-16-39-25-065.png! With the using cmd, the error is shown as the following captured: !image-2022-02-09-16-40-13-377.png! Expected behavior: Ecpg file could be generated from the S32DS</p>
ARTD-23621	New Feature	<p>[Gpt]Update Profile test data<*></p> <p>NewWorkDescription: There are some nodes that change properties of SRTC IP like Alarm Configuration so we need to update test data for it Update ecvd file because base update(generateEcvg.js file change) Requirement source: N/A (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: Create a new configuration file for ip srtc Update ecvd file</p>
ARTD-23658	Bug	<p>[UART][EXAMPLE] Update S32K118 pin from Q64 to Q48 as SOW<*></p>

ID	Subtype	Headline and Description
		<p>Detailed description (how to reproduce it): S32K118 Examples are using Q64 pin not match with SOW(Q48 pin) Preconditions: NA Test Case ID (internal TC that caught the defect) optional: NA Observed behavior: NA Expected behavior: Update S32K118 Example to use Q48 pin Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>
ARTD-23689	Bug	<p>[PORT] Fix compiler warnings for PORT S32K1XX RTM 1.0.1<*></p> <p>Detailed description (how to reproduce it): There are some compiler warnings existed in the report. [http://ionian.ea.freescale.net/2/project/custom_compilerwarning/details] Preconditions: NA Test Case ID (internal TC that caught the defect) optional: IP_Port_Ci_TS_001 IP_Port_Ci_TS_002 Observed behavior: There are some compiler warning in the report. Expected behavior: There is no compiler warning in the report. Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: NA</p>
ARTD-23696	Bug	<p>[UART][Example] Update example configuration files<*></p> <p>Detailed description (how to reproduce it): Wrong resource configuration file for S32K142W EB example Port is not configured in S32K144W CT Example Preconditions: N/A Test Case ID (internal TC that caught the defect) optional: N/A Observed behavior: Wrong resource configuration file for S32K142W EB example Port is not configured in S32K144W CT Example Expected behavior: Resource configuration file for S32K142W EB example should be used as Q64 Config untouch port pin in Port module for S32K144W example Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: N/A</p>
ARTD-23712	Bug	<p>[ICU][S32K1XX RTM 1.0.1] Fix the compiler warning<*></p> <p>Detailed description (how to reproduce it): There is an warning in derivative S32K11X chip relating to TOF function not be used. See the compiler warning in the attached file. Preconditions: N/A Test Case ID (internal TC that caught the defect) optional: N/A Observed behavior: N/A Expected behavior: The function TOF is not used for S32K11X derivative should be guarded. Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional:</p>

4.5 Change List for 1.0.0

ID	Subtype	Headline and Description
ARTD-1435	New Feature	New Feature

ID	Subtype	Headline and Description
		<p>[ADC] S32ConfiguratorTool and Tresos remove .members from structs (for C90 compliance), keep generated files bit-exact with Tresos"</p> <p>„Tresos and S32CT file generation remove .members from structs (for C90 compliance)</p> <p>Validate dev_tests after changes</p> <p>Validate that IPL example is still compiling after changes.</p>
ARTD-6298	Bug	<p>[SAI] Wrong transmit data after aborting/timeout transfer<*></p> <p>Detailed description (how to reproduce it):</p> <p>Wrong transmit data after aborting/timeout transfer.</p> <p>Please refer the MAF log and the logic analyzer Sai_Abort_Sending.logicdata: the first transmission is abort at middle, then try to send again</p> <p>!image-2021-01-14-11-07-28-788.png!</p> <p>Initialize SAI driver as master mode, master sends data with I2S protocol</p> <p>Initialize MAF I2S interface: slave mode, receiver and 8-bit word size</p> <p>SAI driver starts an asynchronous transaction on the SAI bus</p> <p>Wait until the SAI transmission status is not SAI_STATUS_BUSY</p> <p>Abort on going transfer</p> <p>Verification Point: The SAI transmission status is SAI_STATUS_ABORTED</p> <p>MAF waits until the transmitting transaction finishes</p> <p>Verify: the MAF return status is E_MAF_OK</p> <p>MAF test the received frames, compare with the passed data array with data in the MAF RX buffer</p> <p>Verification Point:</p> <ul style="list-style-type: none"> + the MAF return status is E_MAF_OK + The callback counter for SAI_IP_RUN_ERROR event equals 1 <p>SAI driver starts an asynchronous transaction on the SAI bus</p> <p>Wait until the SAI transmission status is not SAI_STATUS_BUSY</p> <p>Verification Point: The SAI transmission status is SAI_STATUS_COMPLETED</p> <p>MAF test the received frames, compare with the passed data array with data in the MAF RX buffer</p> <p>Verification Point:</p> <ul style="list-style-type: none"> + the MAF return status is E_MAF_OK => Failed at this verification point + The callback counter for SAI_IP_RUN_ERROR event equals 0 <p>Deinitializes the SAI module</p> <p>Preconditions:</p> <p>[...]</p> <p>Observed behavior:</p> <p>Wrong transmit data after aborting/timeout event</p> <p>Expected behavior:</p> <p>Correct transmit data after aborting/timeout event</p> <p>Proposed solution optional:</p>
ARTD-7085	New Feature	<p>New Feature</p> <p>[ADC] Support External Dma for without Interrupts</p> <p>„Consider to support AdcExtDMACHanEnable when AdcWithoutInterrupts is enabled.</p> <p>Proposed Solution: An alternative solution might be to use in this case the buffer registered by the user with Adc_SetupResultBuffer()"</p>
ARTD-7734	New Feature	<p>New Feature</p> <p>[ADC] Extend HLD examples with DMA usecase</p> <p>„the Adc DMA is a common application for customer, suggest to add a Adc DMA case</p>

ID	Subtype	Headline and Description
		Extend HLD EBT and S32CT examples with DMA usecase"
ARTD-7928	New Feature	<p>New Feature</p> <p>[SAI] Optimize interrupt loops „Optimize interrupt loops: Move switch outside while/for loops to avoid checking condition for each data written in FIFO"</p>
ARTD-7938	New Feature	<p>New Feature</p> <p>[ICU] Improve validation regarding input signals used on LPCMP „Analise and add validation based on available input channels used by CMP"</p>
ARTD-8230	Bug	<p>[PWM] Fix Typos in FlexIO API requirements<*></p> <pre>{code:c} Requirement FLEXIO_PWM_IP_005_001: Service name: Flexio_Pwm_Ip_UpdatePeriodDuty Syntax: Flexio_Pwm_Ip_StatusType Flexio_Pwm_Ip_UpdatePeriodDuty(uint8 instance, uint8 channel, uint ... OK Requirement FLEXIO_PWM_IP_006_001: Service name: Flexio_Pwm_Ip_GetOutputState Syntax: boolean Flexio_Pwm_Ip_GetOutputState(uint8 instanceld, uint8 channel) Sync/Async: Sync Reent ... should use one naming parameter (instance or instanceld) for all of apis to synchronize between the driver code and the requirement The Flexio source code has all APIs defeined with instanceld. FlexIO requirements should be updated to reflect this.</pre>
ARTD-10161	New Feature	<p>New Feature</p> <p>[GPT] Improve Predefine Timer functionality in Design Studio „NewWorkDescription: PredefTimer functionality should automatically calculate the prescaler based on mcu clock reference and selected period value(1us or 100us) Requirement source: none (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: none"</p>
ARTD-10242	Bug	<p>[MCL] The prototype of Mcl_SelectCommonTimebase function is not exact with RTD form in CPR_RTD_00392.mcl<*></p> <p>Detailed description (how to reproduce it): Check MCL Collected Requirements Check CPR_RTD_00392.mcl requirement > The prototype of Ftm function in the requirement is different with the prototype of driver code Observed behavior: The prototype of Ftm function in the requirement is different with the prototype of driver code Expected behavior:</p>

ID	Subtype	Headline and Description
		Need update CPR_RTD_00392.mcl requirement with RTD form
ARTD-10265	New Feature	<p>New Feature</p> <p>[ADC] SetChannel feature support on K1 „NewWorkDescription: Implement/check SetChannel feature support on K1. After implementing/checking the feature, requirements for it must be marked as 'fulfilled in': CPR_RTD_00328.adc CPR_RTD_00329.adc Requirement source: [...] (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: [...]"</p>
ARTD-10270	New Feature	<p>New Feature</p> <p>[ADC] WithoutInterrupts feature support on K1 „NewWorkDescription: Implement/check WithoutInterrupts feature support on K1. After implementing/checking the feature, requirements for it must be marked as 'fulfilled in'. Requirement source: CPR_RTD_00048.adc Proposed solution optional: [...]"</p>
ARTD-10349	New Feature	<p>New Feature</p> <p>[SPI] Create SPI feature for 4-bit half duplex mode „NewWorkDescription: Implement 4-bit half duplex mode according requirements</p> <p># The Spi driver shall be able to transfer in half duplex mode supporting 2/4/8-bit parallel transmission or reception on each clock edge. # A vendor specific pre-compile boolean configuration parameter SpiHalfDuplexModeSupport shall enable/disable this functionality. # By default this optional functionality and configuration parameters shall be disabled. ITWG ticket: https://jira.sw.nxp.com/browse/AAI-632 Requirement source: [...] (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: [...]"</p>
ARTD-10386	New Feature	<p>New Feature</p> <p>[ETH]Some functions have HIS_PARAM > 5 „NewWorkDescription: Some functions have HIS_PARAM > 5: Gmac_Ip_MDIOReadMMD Gmac_Ip_MDIOWriteMMD GMAC_WriteManagementFrame Eth_Transmit Requirement source:</p>

ID	Subtype	Headline and Description
		<p>NA</p> <p>(e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional:</p> <p>NA"</p>
ARTD-10473	New Feature	<p>New Feature</p> <p>[WDG] Add TestMode feature</p> <p>„For Wdog IPL, add a checkbox to enabled Wdog Test Mode;</p> <p>Add a pair of APIs at IP level Wdog_SetTestMode and Wdog_GetTestMode, guarded by a define generated according to the previous mentioned checkbox;</p> <p>The proposed API would be:</p> <p>IPL:</p> <p>Wdog_Ip_StatusType Wdog_Ip_SetTestMode(const uint8 Instance, Wdog_Ip_TestModeType TestMode)</p> <p>Wdog_Ip_TestModeType Wdog_Ip_GetTestMode(const uint8 Instance)</p> <p>For IPL, the APIs and the Wdog_Ip_TestModeType enum will be guarded by the define WDOG_IP_TEST_MODE_ENABLE, generated according to a Test Mode Enable checkbox;</p> <p>Update the requirements for WDOG IP according to the excel attached in AAI-858 to describe the new APIs."</p>
ARTD-10732	New Feature	<p>New Feature</p> <p>[WDG] Add Det_ReportRuntimeError when the Wdog can not be unlocked</p> <p>„Add Det_ReportRuntimeError when the Wdog unlock sequence times out and the Wdog can not be unlocked.</p> <p>Update/add requirements</p> <p>Proposed solution:</p> <p>Move all error reporting enums from Wdg_Channel.h in a platform specific header file, which will be included by the IPW. In this way, the HLD remains unchanged and can still access error reporting enums, and error reporting code can also be added in the IPW.</p> <p>For S32K1, in case the IPL functons return the timeout status, it can be verified in the IPW and a Det_ReportRuntimeError can be added."</p>
ARTD-10739	New Feature	<p>New Feature</p> <p>[ADC] Double buffering optimization - optimize DMA streaming</p> <p>„NewWorkDescription:</p> <p>Add dev test to validate double buffering optimization. Investigate and fix any eventual issue</p> <p>CPR_RTD_00384:</p> <p>The ADC driver shall provide an optional configuration parameter for reducing the number of interrupts required for processing the conversions of Adc Groups that consist of one or more channels (depending on HW capabilities) and which are configured as ADC_ACCESS_MODE_STREAMING.</p> <p>This parameter shall be available only when DMA transfer is used.</p> <p>When this feature is enabled, only one interrupt will be raised after the completion of all stream conversions (as configured by AdcStreamingNumSamples parameter).</p> <p>An additional interrupt to be raised after half of the stream is converted shall also be configurable.</p> <p>Requirement source:</p> <p>CPR_RTD_00384</p> <p>(e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional:</p>

ID	Subtype	Headline and Description
		[...]"
ARTD-10740	New Feature	<p>New Feature</p> <p>[ADC] DMA Support for Streaming Group without interrupts ,,NewWorkDescription: Implement DMA support for Streaming Group and without interrupts enabled. CPR_RTD_00048.adc, CPR_RTD_00488.adc Requirement source: [...] (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: [...]"</p>
ARTD-10769	Bug	<p>[MCL] FTM need to support on S32K1XX RTM_100<*></p> <p>Detailed description (how to reproduce it): Check MCL Collected Requirements with newest base line Observed : Requirement of FTM still exist on S32K1XX Observed behavior: Requirement of FTM still exist on S32K1XX, it is not supported for this release Expected behavior: It must be removed from S32K1XX requirement</p>
ARTD-10775	New Feature	<p>New Feature</p> <p>[ADC] Add support for AdcCalibrationPrescale feature ,,NewWorkDescription: Add support for AdcCalibrationPrescale and/or update automatically prescale value before calibration Check available implementation in legacy SDK See attached email for details Update requirements Requirement source: [...] (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: N.A."</p>
ARTD-10831	Bug	<p>[S32K1XX] Fix file version checking<*></p> <p>Detailed description (how to reproduce it): Fix all violation version checking Preconditions: NA Test Case ID (internal TC that caught the defect) optional: NA Observed behavior: [...] Expected behavior: No file version checking errors. Please ensure all violations fix for your driver, reference link: [http://ceram.ea.freescale.net/0/project/custom_file_verchecking/details] Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional:</p>

ID	Subtype	Headline and Description
		<p>[...] - NewWorkDescription: Fix all file version checking for RTD drivers Requirement source: Attachment baseline report on 2021.05.24 Proposed solution optional: [...]</p>
ARTD-10837	Bug	<p>[S32K1XX] Fix VSMD error<*></p> <p>Detailed description (how to reproduce it): Create VSMD report for driver Fix any VSMD error if any Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: [...] Observed behavior: [...] Expected behavior: [...] Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>
ARTD-10842	Bug	<p>[S32K1XX] Fix and comment static analysis violations (MISRA + HIS + CERT-C)<*></p> <p>Detailed description (how to reproduce it): Get MISRA, HIS & CERT-C reports from Bamboo CI build Fix violations</p> <p>Guideline following: [https://confluence.sw.nxp.com/pages/viewpage.action?pagelId=133734230] Preconditions: NA Test Case ID (internal TC that caught the defect) optional: [...] Observed behavior: [...] Expected behavior: [...] Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: Fix with best efforts for EAR release</p>
ARTD-10891	New Feature	<p>New Feature</p> <p>[S32K1XX] Support enable/disable SIM_MISCTRL0[FTMx_OBE_CTRL] bit in SIM module</p> <p>„NewWorkDescription: OCU. FTM module has a feature that need enable the SIM_MISCTRL0[FTMx_OBE_CTRL] bit in SIM module: !image-2021-05-24-14-45-27-968.png width=561,height=110! Requirement source: Add feature enable/disable FTMx_OBE_CTRL bit.</p>

ID	Subtype	Headline and Description
		(e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: N/A"
ARTD-10896	Bug	<p>FTM Overflow Calculation is wrong when overflow notification is enabled in RTD ICU driver<*></p> <p>Detailed description (how to reproduce it): When FTM is working as signal measurement mode, and the overflow notification is enabled, the period and duty calculation are incorrect. Preconditions: 1) FTM0 CH2, PA14, generated a 500Hz PWM signal 2) FTM1 CH0, PB02, working as input capture 3) Using a wire to connect J13-08 of J49 and J3-04 of J56 on VNP-S32G-EVB board. 4) Run \lcu_example_S32G274A_M7\debug\run.cmm 5) Print via UART0 to see the captured result Test Case ID (internal TC that caught the defect) optional: Test code see attachment Observed behavior: !image-2021-05-24-16-40-12-485.png! Correct result is, duty cycle = 20000, period = 40000 Incorrect result is, duty cycle = 40000, period = 60000 Expected behavior: Correct result is, duty cycle = 20000, period = 40000 Proposed solution optional: [...]</p>
ARTD-10962	Bug	<p>[ADC] Adc_ReadRawData read data from control channel index (SC index) instead of physical channel id<*></p> <p>Detailed description (how to reproduce it): Adc_ReadRawData read data from control channel index (SC index) instead of physical channel id Preconditions: Adc_ReadRawData is enable Adc 0 group with channel SE6_ADCH6, SE14_ADCH14 Test Case ID (internal TC that caught the defect) optional: Adc_TC_1801 Adc_TS_021 Observed behavior: Start group of adc 0 Wait until complete flag of SC1 channel set Adc_ReadRawData with channel array {6, 14} Real status: wrong data in buffer read group {0 , 0} Complete flag check failed because input parameter is physical channel Expected behavior: Read group buffer matching with {0xE35, 0xE7C} Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: NA</p>
ARTD-10965	Bug	<p>[ADC] Missing exclusive area from Pdb_Adc_Ip_SwTrigger<*></p> <p>Detailed description (how to reproduce it): Exclusive area 38 that should guard SC register access inside Pdb_Adc_Ip_SwTrigger function of Pdb_Adc IPL module is currently missing.</p>

ID	Subtype	Headline and Description
		<p>Preconditions: [...]</p> <p>Test Case ID (internal TC that caught the defect) optional: [...]</p> <p>Observed behavior: The exclusive area enter and exit functions are not added. Adding them causes TS_000 to hang because the user notification function is no longer being called.</p> <p>Expected behavior: Exclusive area present and tests passing.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-10967	New Feature	<p>New Feature</p> <p>[SAI] SAI IP generate defines with instance number ,, "NewWorkDescription: SAI IP generate defines with instance number Update IPL example to replace defines from main.c: #define INST_SAI0 0U #define INST_SAI1 1U Requirement source: Usability improvement Proposed solution optional: name proposal (caps of configuration name)_(functional group name)_INSTANCE !image-2021-05-25-15-50-56-879.png thumbnail! [...]"</p>
ARTD-10970	Bug	<p>[FLS] Initialization sequence needs to comply with HW timing restrictions.<*></p> <p>Per attached discussions with design, the AHB domain / Serial Flash domain reset must meet certain timing restrictions. Also after this reset the DLL chain must be reconfigured.</p>
ARTD-11025	Bug	<p>[MCU] Wrong frquence of all peripheral module when disable node "McuPeripheralClockEnable" in EB Tresos</p> <p>,, "Detailed description (how to reproduce it): Wrong frequency of clock Peripheral LPUART0 when disable node ""McuPeripheralClockEnable"" in EB Tresos. The same issue with other Peripheral module</p> <p>Preconditions: Step1 : cfg clock Peripheral LPUART0 source SPL Step2 : Disable node McuPeripheralClockEnable Step3 : Build code Step4 : Run test</p> <p>Test Case ID (internal TC that caught the defect) optional: Mcu_TC_FCT_0554</p> <p>Observed behavior: frequency of LPUART0 equal 48Mhz</p> <p>Expected behavior: frequency of LPUART0 must be equal to 0</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p>

ID	Subtype	Headline and Description
		Proposed solution optional: [...]
ARTD-11057	Bug	<p>[Wdg] There is some information that does not match EB and S32CT when comparing code generation<*></p> <p>Detailed description (how to reproduce it): Step 1: clean generate Wdg_TS_COT_001 for EB and Wdg_TS_COT_101 for CT Step 2: Compare include folder and src folder of S32CT with EB Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: [...] Observed behavior: There is some information that does not match EB and S32CT when comparing code generation.</p> <p>Detail in *share point link*: [https://nxp1.sharepoint.com/:x:/r/sites/Zebra/_layouts/15/Doc.aspx?sourcedoc=%7B4580B8F9-4A6B-4CE5-B74B-56E052438238%7D&file=Compare%20Config%20S32CT%20and%20EB%20Tresos_S32K146.xlsx&action=default&mobileredirect=true] Expected behavior: EB and S32CT need to generate the same file.</p>
ARTD-11073	Bug	<p>[SAI] Driver does not support disabling clock after transmission (BCE)<*></p> <p>Detailed description (how to reproduce it): the bit clock continues to be generated even after transmission has been complete this has impact on power consumption. Preconditions: NA Test Case ID (internal TC that caught the defect) optional: NA Observed behavior: NA Proposed solution optional: Possible solution would be to clear BCE from last interrupt (need to decide how to implement when using DMA) Add support for BCE disable clock after transmission To decide if parameter is per instance or transmission</p>
ARTD-11168	Bug	<p>[FLS]Header files found in src folder<*></p> <p>For the components mentioned in the issue title, there are some header files misplaced under src folder and not under include folder. In Model-Based Design Toolbox for MATLAB and Simulink, we generate the projects automatically and need to copy all the dependencies. We expect to find only header files in the include and src files in src folder. This pattern is satisfied for all other modules but not for the mentioned ones. Also, the RTD version is 0.9.0 released on 26th of March, but in Jira I was not able to find this version marked as "Released". !image-2021-04-19-11-50-22-549.png!image-2021-04-19-11-53-11-912.png! !image-2021-04-19-11-57-04-010.png! !image-2021-04-19-11-58-12-914.png!</p>
ARTD-11182	New Feature	

ID	Subtype	Headline and Description
		<p>New Feature</p> <p>[SAI] S32ConfiguratorTool and Tresos remove .members from structs (for C90 compliance), keep generated files bit-exact with Tresos"</p> <p>„Tresos and S32CT file generation remove .members from structs (for C90 compliance)</p> <p>Validate dev_tests after changes</p> <p>Validate that IPL example is still compiling after changes.</p>
ARTD-11204	New Feature	<p>New Feature</p> <p>[I2C] Lpi2c should receive more than 256 bytes per transfer</p> <p>„Lpi2c receive function is limited to receive 256 bytes per transfer. The number of bytes that could be received in one transfer should be increased.</p>
ARTD-11213	New Feature	<p>New Feature</p> <p>[LIN] - Create new examples for Slave Nodes</p> <p>„NewWorkDescription:</p> <p>LIN driver provides examples for Master Mode communication.</p> <p>Requirement source:</p> <p>posed solution optional:</p> <p>In order to illustrate the slave node functionality, we need to create examples for that.</p> <p>"</p>
ARTD-11220	New Feature	<p>New Feature</p> <p>[RTE] Reduce size of exclusive area to save ram on S32K1XX</p> <p>„NewWorkDescription:</p> <p>On s32K1xx there is only one core, so the size the exclusive area array should be reduce to 1 to save memory.</p> <p>When there are some modules to be used at the same time, exclusive area arrays occupy much memory that probably cause issue ""memory doesn't fit ..""</p> <p>!image-2021-06-03-18-30-09-410.png!</p> <p>Requirement source:</p> <p>[...]</p> <p>(e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional:</p> <p>[...]"</p>
ARTD-11254	Bug	<p>[Base]hardfault when using sys_registerIsrHandler / usermode / K116/k118<*></p> <p>Detailed description (how to reproduce it):</p> <p>!image-2021-05-26-15-08-28-570.png!</p> <p>Preconditions:</p> <p>Call OsIf_ResumeAllInterrupts function in the user mode support</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>test case use interrupt functional</p> <p>Observed behavior:</p> <p>harfault when using sys_registerIsrHandler / usermode / K116/k118</p> <p>Expected behavior:</p> <p>Not hard fault</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p>

ID	Subtype	Headline and Description
		need to resume all interrupts on S32K11X and not get hardfault when running project with user mode support
ARTD-11305	Bug	<p>[MCU] The value of SCG_CLKOUT, SPLLC_CLK, SPLLDIV1_CLK, SPLLDIV2_CLK, RTC_CLK, LPO_CLK are always equal 0 when using Mcu_GetClockFrequency(); Wrong clock freq for disabled periphs; wrong LPTMR clock frequency</p> <p>„Detailed description (how to reproduce it): The value of SCG_CLKOUT, SPLLC_CLK, SPLLDIV1_CLK, SPLLDIV2_CLK, RTC_CLK, LPO_CLK always equal 0 when using Mcu_GetClockFrequency() function; Wrong clock freq for disabled periphs; wrong LPTMR clock frequency The same issue when configure CLKOUT's input source to *SCG_CLKOUT_CLK, HCLK, LPO_CLK, LPO_128K_CLK, RTC_CLK, SPLLDIV2_CLK Clock is not calculated correctly when peripheral is disabled. LPTMR clock frequency is not calculated correctly. Preconditions: N/A Test Case ID (internal TC that caught the defect) optional: Mcu_TC_FCT_0505 Mcu_TC_FCT_0507 Mcu_TC_FCT_0590 Mcu_TC_FCT_0553 Mcu_TC_FCT_0554 Mcu_TC_FCT_0549 Mcu_TC_FCT_0552 Observed behavior: The returned frequency is 0 for SCG_CLKOUT, SPLLC_CLK, SPLLDIV1_CLK, SPLLDIV2_CLK, RTC_CLK, LPO_CLK The returned frequency is not 0 for disabled peripherals (ADC0_CLK ...) LPTMR_CLK frequency is not divided and multiplied as configured. Expected behavior: The returned frequency corresponding with input clock sources Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: N/A</p>
ARTD-11320	Bug	<p>[ICU] Some IPL functions name are different from requirements and driver<*></p> <p>Detailed description (how to reproduce it): pls see attached file Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: [...] Observed behavior: [...] Expected behavior: [...] Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>
ARTD-11324	Bug	[S32K1XX][S32K1xx] Compare difference between EB and CT<*>

ID	Subtype	Headline and Description
		<p>Detailed description (how to reproduce it):</p> <ol style="list-style-type: none"> 1. Creating new project for S32K1xx on EB, generate any config on EB, After that import config to S32CT. 2, On S32CT After that import config (epc file) from EB, Update code. 3, Compare config generate from EB and CT. <p>Preconditions: PVT_S32K1XX_ARTD_10722_007</p> <p>Test Case ID (internal TC that caught the defect) optional: Case compare between EB and CT</p> <p>Observed behavior:</p> <ol style="list-style-type: none"> 1. Checking Platform_Ipw_Cfg.c file. Platform_Ipw_Cfg.c file gene from CT have line of code: #if (INT_CTRL_IP_CORETEXM4 == STD_ON) #endif EB have not !image-2021-06-07-16-16-52-638.png! 2. Checking System_Ip_CfgDefines.h !image-2021-06-07-16-20-19-341.png! 3. Checking Platform_CfgDefines.h file. On S32CT: missing check version and define S32K1XX_ROUTING_CONTROL_REGISTER !image-2021-06-07-16-24-13-190.png! 4. Checking IntCtrl_Ip_Cfg.c file. On S32CT IntCtrl_Ip_IrqConfigType alrqConfig[] and IntCtrl_Ip_IrqRouteConfigType alrqRouteConfig[] array difference IRQ indexnumber. !image-2021-06-07-16-29-10-334.png! 5. Checking IntCtrl_Ip_Cfg.h On S32CT missing include for each divertive. !image-2021-06-07-16-32-25-641.png! 6. Disable Generic Interuppt settings config checking Platform_Ipw_Cfg.c file. !image-2021-06-07-16-44-36-348.png! <p>Expected behavior: Same config between EB and CT Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-11328	Bug	<p>[MCU] Generate failure after disabled QSPI clock gate<*></p> <p>Detailed description (how to reproduce it): Create .mex for S32K148, add Mcu Disabled QSPI gate in clock tool and synchronize it in Mcu Update code (Update code sussessful, code review ok) Use this .mex to generate by cywin comand line Test Case ID (internal TC that caught the defect) optional: Mcu_TC_FCT_0557</p> <p>Observed behavior: Generate failure, can not generate mcu in generate folder Import this .mex to S32K148 project available, S32CT report error QSPI gate not synchronize between clock tool and Mcu componet</p> <p>Expected behavior: Generate successful [...]</p>
ARTD-11330	Bug	

ID	Subtype	Headline and Description
		<p>[lin] Errors and missing exclusive areas in Bswmd.arxml<*></p> <p>Detailed description (how to reproduce it): Exclusive areas not available in <Module>_Bswmd.arxml Incorrectly formatted <Module>_Bswmd.arxml Preconditions: N.A. Test Case ID (internal TC that caught the defect) optional: N.A. Observed behavior: Missing exclusive areas in Davinci after integrating RTD !image-2021-04-12-19-29-09-321.png thumbnail! Expected behavior: All exclusive areas are included in <Module>_Bswmd.arxml <Module>_Bswmd.arxml is valid Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution Fix the following issues and perform all the verification steps*: Issue #1 Some exclusive areas are missing because "exclusive_areas_to_be_defined_in_bsw_scheduler.dox" files are not using the pattern expected by bswmd_creator script: "is used in function" Solution #1 From https://jira.sw.nxp.com/browse/AMPT-5710, bswmd_creator is parsing files "exclusive_areas_to_be_defined_in_bsw_scheduler.dox" and it's looking up for the "is used in function" pattern. Therefore, "exclusive_areas_to_be_defined_in_bsw_scheduler.dox" files shall use the following pattern for describing each exclusive area: <MODULE>_EXCLUSIVE_AREA_09 is used in function <Module>_StartChannel ... Issue #2 Missing exclusive areas mapped to IPL functions 2.1 Exclusive areas not referenced by any function in Adc_Bswmd.arxml, missing: <CAN-ENTER-EXCLUSIVE-AREA-REF DEST="EXCLUSIVE-AREA"> E.g.:{code:java} ADC_EXCLUSIVE_AREA_12 is used in function Adc_Sar_Ip_DoCalibration 2.2 Exclusive areas missing completely from Adc_Bswmd.arxml E.g.:{code:java} ADC_EXCLUSIVE_AREA_73 is used in function Ctu_Ip_SetFifoThreshold Solution #2 The integration manual shall map exclusive areas to public HLD functions (*no internal functions should be mentioned*). This is done by adding in "exclusive_areas_to_be_defined_in_bsw_scheduler.dox" all the public HLD functions that are using an exclusive area via calls to IPL functions. For example: ADC_EXCLUSIVE_AREA_12 is used in function Adc_Calibrate to protect the ADC_MCR register from read/modify/write operation in Adc_Sar_Ip_Powerup. ADC_EXCLUSIVE_AREA_13 is used in function Adc_Init to protect the ADC_MCR register from read/modify/write operation in Adc_Sar_Ip_Powerup. ADC_EXCLUSIVE_AREA_13 is used in function Adc_SelfTest to protect the ADC_MCR register from read/modify/write operation in Adc_Sar_Ip_Powerup. [...] Exclusive Areas implemented in Low level driver layer (IPL)
 ADC_EXCLUSIVE_AREA_12 is used in function Adc_Sar_Ip_DoCalibration to protect the updates for: ADC_MCR register ADC_EXCLUSIVE_AREA_13 is used in function Adc_Sar_Ip_Powerup to protect the updates for: ADC_MCR register</p>

ID	Subtype	Headline and Description
		<p>This adds in "Adc_Bswmd.arxml" the ADC Exclusive Area 12 for Adc_Calibrate and ADC Exclusive Area 13 for Adc_Init and Adc_SelfTest. It also keeps the note in Integration Manual about the EAs being used by IPL API functions Adc_Sar_Ip_Powerup and Adc_Sar_Ip_DoCalibration.</p> <p>Issue #3</p> <p>Using uppercase hexadecimal for non-autosar API service IDs.</p> <p>Solution #3</p> <p>Non-autosar API service IDs shall be converted to lowercase in "**generic/doc/NonASR_ServiceID.xml*" to be compliant with AUTOSAR schema file (otherwise, the file is not valid and cannot be loaded). For example:</p> <p><SERVICE-ID>0x2C</SERVICE-ID> must be changed to <SERVICE-ID>0x2c</SERVICE-ID></p> <p>Verification #1</p> <p>After fixing, please generate plugin with GENERATE_BSWMD_FILE=ON (more details in https://nxp1.sharepoint.com/:p/s/Zebra/Ecuug60PLRIFv7Jl1xLBByAABrR3E2qa0txuqVbp4II2-IQ?e=GeSbhp) there must not be any errors generated by the script.</p> <p>Verification #2</p> <p>Make sure exclusive areas are available in generate_swcd\swcd\<Driver>_Bswmd.arxml:</p> <pre><EXCLUSIVE-AREA> <SHORT-NAME>ADC_EXCLUSIVE_AREA_13</SHORT-NAME> </EXCLUSIVE-AREA></pre> <p>and referred by functions</p> <pre><BSW-CALLED-ENTITY> <SHORT-NAME>Adc_Init</SHORT-NAME> <CAN-ENTER-EXCLUSIVE-AREA-REFS> <CAN-ENTER-EXCLUSIVE-AREA-REF DEST="EXCLUSIVE-AREA">/ AUTOSAR_Adc/BswModuleDescriptions/Adc/InternalBehavior_0/ ADC_EXCLUSIVE_AREA_13</CAN-ENTER-EXCLUSIVE-AREA-REF> </CAN-ENTER-EXCLUSIVE-AREA-REFS> <MINIMUM-START-INTERVAL>0.0</MINIMUM-START-INTERVAL> <IMPLEMENTED-ENTRY-REF DEST="BSW-MODULE-ENTRY" >/AUTOSAR_Adc/BswModuleEntrys/Adc_Init</IMPLEMENTED-ENTRY-REF> </BSW-CALLED-ENTITY></pre> <p>Verification #3</p> <p>Validate the <Driver>_Bswmd.arxml file following steps from: https://confluence.sw.nxp.com/display/AUTORD/BSWMD</p> <p>Verification #4</p> <p>Regenerate IM if task for updating documentation has been already resolved.</p>
ARTD-11361	Bug	<p>[ICU] The first timestamp value in the buffer always changes when there is an input pulse in the LPIT module<*></p> <p>!image-2021-06-30-10-40-15-082.png!</p> <p>As the result in debug, the index current value of timestamp buffer always equal the first index value.</p> <p>Because in the function Lpit_lcu_ip_IrqHandler, the value of first index in timestamp buffer is always get the value of CVAL, then this value is passed to the function Lpit_lcu_ip_TimestampHandler to assign the value of current index in buffer. As you can see in the picture below:</p> <p>!image-2021-06-30-10-48-40-937.png!</p> <p>So the problem is the timestamp buffer are using both to get the value of CVAL and get the value of timestamp, this is making the value of each elements in bufffer always is same the first one. We should use the other array to get the value of CVAL as the following:</p> <p>!image-2021-06-30-10-55-18-854.png!</p>

ID	Subtype	Headline and Description
ARTD-11366	Bug	<p>[ICU] Lpit_Lcu_Ip_GetInputState function is wrong<*></p> <p>Detailed description (how to reproduce it): when read TIE bit for channel, need read in MIER register. pls see attached file</p> <p>Preconditions: [...]</p> <p>Test Case ID (internal TC that caught the defect) optional: Ip_Lpit_TC_FCT_7000</p> <p>Observed behavior: [...]</p> <p>Expected behavior: [...]</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-11374	Bug	<p>[SPI] Jump to hardfault in Spi_JobTransferFinished is called twice<*></p> <p>Detailed description (how to reproduce it): If Job result is failed but the Spi_Cancel is called in case don't know the job result. An hard fault will available because AsyncCrtSequenceState is assigned to null (The Spi_JobTransferFinished is called twice in both interrupt and Spi_Cancel)</p> <p>Preconditions: First Sequence is pending, after that call Spi_Cancel. But in this time, the tranferring job is failed.</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: NA</p> <p>Expected behavior: [...]</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-11377	New Feature	<p>New Feature</p> <p>[Wdg] Exclusive areas analysis for Wdog and EWM IP ,, "NewWorkDescription: [...]</p> <p>Requirement source: [...]</p> <p>(e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: [...]"</p>
ARTD-11382	Bug	<p>[PWM] Remove ASR specific validation from NonAsr component<*></p> <p>Detailed description (how to reproduce it): build the plugins and s32ct component for PWM Create a new example for K3XX and add Emios_pwm_ip component to the project</p>

ID	Subtype	Headline and Description
		<p>A lot of errors are thrown in the error log because validation of some nodes require the HLD nodes to be present.</p> <p>Preconditions: [...]</p> <p>Test Case ID (internal TC that caught the defect) optional: [...]</p> <p>Observed behavior: Errors are thrown in the error log of S32DS from invalid validation constraints. !image-2021-06-08-16-39-47-179.png thumbnail! After a look in the template file it seems that this impacts all IPs of PWM driver.</p> <p>Expected behavior: No errors are present for any of the IPL components.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Guard in the template file the validations that are using nodes from ASR mode. This should be done for all available IPs.</p>
ARTD-11405	Bug	<p>[MCL] The function Mcl_CacheEnable can not set enable cache bit at some time<*></p> <p>Detailed description (how to reproduce it): When run test i saw that: 1, At the some time when run over Mcl_CacheEnable but the bit enable cache is not set, this dosen't happen when debug step by step. I think the root cause from Timeout. So this funtion and Mcl_CacheDisable function need to support the delay time out.</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: Mcl_TC_FCT_0804</p> <p>Observed behavior: At the some time when run over Mcl_CacheEnable but the bit enable cache is not set,</p> <p>Expected behavior: the enable cache bit always set when call Mcl_CacheEnable</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Mcl_CacheDisable and Mcl_CacheEnable function need to support the delay time out.</p>
ARTD-11413	Bug	<p>[ICU] Port_Ci_Icu_Ip_GetInputState function gets FALSE when interrupt is not enabled and signal is present<*></p> <p>Detailed description (how to reproduce it): Port_Ci_Icu_Ip_GetInputState gets FALSE when interrupt is not enabled and signal is present. In this case the value should be TRUE. This issue apply for ip layer.</p> <p>Preconditions: [...]</p> <p>Test Case ID (internal TC that caught the defect) optional: Ip_Port_TC_FCT_6000</p> <p>Observed behavior: [...]</p> <p>Expected behavior: [...]</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p>

ID	Subtype	Headline and Description
		[...]
ARTD-11406	Bug	<p>[FEE] Fix compiler warnings<*></p> <p>Detailed description (how to reproduce it): See the attached file for more details Preconditions: NA Test Case ID (internal TC that caught the defect) optional: NA Observed behavior: iar warnings Expected behavior: no warnings Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: NA</p>
ARTD-11442	Bug	<p>[GPT] The returned value of the TSR register is incorrectly after each interrupt<*></p> <p>Detailed description (how to reproduce it): After each interrupt, the value of the TAR register returns incorrectly because after each interrupt, we have added a value for it after the statement: / TIF cleared by writing the TSR register when the time counter is disabled.*/ Srtc_Ip_SetTimeSecondsRegister(base, 1U); check this same with functions Srtc_Ip_Init,Srtc_Ip_StopCounter Preconditions: using SRTC channel Test Case ID (internal TC that caught the defect) optional: Ip_Srtc_TC_FCT_0004 Observed behavior: The value of the TSR register returned incorrectly after each interrupt, and also when stopping the counter,initialize counter Expected behavior: TAR register value returns exactly after each interrupt, and also when stopping the counter,initialize counter Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: checks and returns the correct value of the TAR register after interrupts and also when stopping the counter,initialize counter</p>
ARTD-11443	Bug	<p>[LIN] Different generated code between EBT and S32DS<*></p> <p>Detailed description (how to reproduce it): There are some difference in generated code by S32DS and EBT. Please check the attached files. Test suite to compare: Lin_TS_D01 (*cfg_1*) Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: Lin_TS_D01 (cfg_1) Observed behavior: [...] Expected behavior:</p>

ID	Subtype	Headline and Description
		<p>[...]</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>[...]</p>
ARTD-11472	Bug	<p>[ETH] Function Eth_GetCounterValues calculate wrongly<*></p> <p>Detailed description (how to reproduce it): According to IETF RFC 1757 document, the value of UndersizePkt, OversizePkt should be counted on packets received only meanwhile our driver counts on both transmitted and received packets.</p> <p>Preconditions: [...]</p> <p>Test Case ID (internal TC that caught the defect) optional: [...]</p> <p>Observed behavior: [...]</p> <p>Expected behavior: [...]</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-11481	Bug	<p>[S32K1 EAR][CRYPTO]Csec_Ip_GenerateMacAddrMode and Csec_Ip_VerifyMacAddrMode should be to Ram code<*></p> <p>Detailed description (how to reproduce it): Csec_Ip_GenerateMacAddrMode and Csec_Ip_VerifyMacAddrMode when run on S32K118 and S32K116 with gcc compiler ,function return error</p> <p>Preconditions: S32K118 and S32K116 with gcc compiler</p> <p>Test Case ID (internal TC that caught the defect) optional: Ip_Csec_TC_FCT_0104</p> <p>Observed behavior: function return error</p> <p>Expected behavior: Move Csec_Ip_GenerateMacAddrMode and Csec_Ip_VerifyMacAddrMode to ram code</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-11528	New Feature	<p>New Feature</p> <p>[FEE] If these conditions are not satisfied. The Fee_Init() return FEE_E_INIT_FAILED ,, "NewWorkDescription: CPR_RTD_00563.fee:If the parameter checking for the driver's initialization function is enabled, the Configuration pointer argument shall be checked with the following conditions: In the supportedConfigVariants VariantPreCompile and VariantLinkTime if only one configuration variant set is used, the initialization function does not need nor evaluate the passed argument. Thus the Configuration pointer shall have a NULL_PTR value.</p>

ID	Subtype	Headline and Description
		<p>In the supported ConfigVariant VariantPostBuild or if multiple configuration variant sets are used, the initialization function requires the passed argument. Thus the Configuration pointer shall be different from NULL_PTR.</p> <p>If these conditions are not satisfied, a Development error with type <MIP>_E_INIT_FAILED shall be reported to Development Error Tracer (Det)</p> <p>Requirement source: cPRD (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: NA"</p>
ARTD-11517	Bug	<p>[ICU] The macro Overflow Interrput is not generated in S32K118 and S32K116 derivatives<*></p> <p>Detailed description (how to reproduce it): The macro Overflow Interrput is not generated in S32K118 and S32K116 derivatives</p> <p>Preconditions: [...]</p> <p>Test Case ID (internal TC that caught the defect) optional: Icu_TC_WBT_8088</p> <p>Observed behavior: [...]</p> <p>Expected behavior: [...]</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-11519	Bug	<p>[BASE] Compiler warning on IAR when using option --do_explicit_zero_opt_in_named_sections<*></p> <p>Detailed description (how to reproduce it): There is an compiler warning on IAR compiler as below: !image-2021-06-11-09-32-50-290.png!thumbnail! Those variables are declared in Fee.c: #define FEE_START_SEC_VAR_INIT_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / zero initialized / #define FEE_STOP_SEC_VAR_INIT_BOOLEAN #include "Fee_MemMap.h" #define FEE_START_SEC_VAR_INIT_UNSPECIFIED #include "Fee_MemMap.h" static Fee_JobType Fee_eJob = FEE_JOB_DONE; / initialized other than zero / #define FEE_STOP_SEC_VAR_INIT_UNSPECIFIED #include "Fee_MemMap.h" 2 variables were pushed into the same section .mcal_data as specified by FEE_START_SEC_VAR_INIT_BOOLEAN and FEE_START_SEC_VAR_INIT_UNSPECIFIED. The compiler option "--do_explicit_zero_opt_in_named_sections" is already added into build_cfg.mak. So, it leads to the compiler consider bSwapToBePerformed variable is not copy initialized and raised the warning message as above. To compiler considers bSwapToBePerformed variable as copy initialized. The compiler option "--do_explicit_zero_opt_in_named_sections" should be removed.</p> <p>Preconditions: Build test Fee with IAR compiler</p>

ID	Subtype	Headline and Description
		<p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: Compiler warning message raised due to both variables bSwapToBePerformed and Fee_eJob pushed into the same section .mcal_data when option "--do_explicit_zero_opt_in_named_sections" used.</p> <p>Expected behavior: NA</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: The compiler option "--do_explicit_zero_opt_in_named_sections" should be removed.</p>
ARTD-11523	Bug	<p>[ETH] Buffers should be unlocked after enable controller<*></p> <p>Detailed description (how to reproduce it): Buffers should get unlocked after controller enable again by function Eth_SetControllerMode with parameter ETH_MODE_ACTIVE. Sequent : Eth_Init > Eth_SetControllerMode(ETH_MODE_ACTIVE) > Eth_SetControllerMode(ETH_MODE_DOWN) > Eth_SetControllerMode(ETH_MODE_ACTIVE)</p> <p>Preconditions: [...]</p> <p>Test Case ID (internal TC that caught the defect) optional: Eth_TC_FCT_0131.c</p> <p>Observed behavior: [...]</p> <p>Expected behavior: [...]</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-11530	Bug	<p>[S32K1 EAR] SPI: Wrong received data in RX Buffer when using slave mode with FLEXIO at both interrupt and DMA mode<*></p> <p>Detailed description (how to reproduce it): Wrong received data in RX Buffer when using slave mode with FLEXIO at both interrupt and DMA mode: The data transmit on the bus is fine, but received data is unexpected. Expected data is {1, 2, 3, 4}</p> <p>!image-2021-06-11-14-11-04-841.png!</p> <p>More details: Cause of error because error flag is not clear before starting a transmission Did not disable error interrupts after having an error occurred or a transfer completed Rx shifter flag is set from previous transfer</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: TS_105</p> <p>Observed behavior: [...]</p> <p>Expected behavior: [...]</p>

ID	Subtype	Headline and Description
		<p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>Clear error flags after a transmission is started</p> <p>Disable error interrupts when a transfer finished</p>
ARTD-11531	Bug	<p>[LIN] Function Lin_GoToSleepInternal can't set RIE bit with IPV: LPUART<*></p> <p>Detailed description (how to reproduce it):</p> <p>Call function Lin_Wakeup > call Lin_GoToSleepInternal > receiver wakeup signal from other node. Driver can't wakeup</p> <p>Preconditions:</p> <p>Function Lin_Wakeup call 2 function: Lpuart_Lin_Ip_SendWakeupSignal and Lpuart_Lin_Ip_GotoldleState. But function Lpuart_Lin_Ip_GotoldleState must be call in IRQ after wakeup signal send complete. If I call function Lin_GoToSleepInternal after Lin_Wakeup function Lpuart_Lin_Ip_GotoldleState make bit RIE not set in Lin_GoToSleepInternal</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>Lin_TC_FCT_0211</p> <p>Observed behavior:</p> <p>NA</p> <p>Expected behavior:</p> <p>NA</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>Remove function Lpuart_Lin_Ip_GotoldleState in Lin_Wakeup</p>
ARTD-11537	Bug	<p>[LIN] Function Lin_Wakeup go to callback function and set Lin_Ipw_WakeupFlag = TRUE<*></p> <p>Detailed description (how to reproduce it):</p> <p>Have sequence: Lin_Wakeup > Lin_GoToSleepInternal > Lin_CheckWakeup. Driver still found a wakeup event.</p> <p>Preconditions:</p> <p>As implemented in ticket: ARTD-11423: Callback will only call when current node detects a wake-up signal sent by other. Driver check it with conditions : FALSE == LinCurrentState->IsBusBusy.</p> <p>But before that, driver call function Lin_Ip_GotoldleState. In this function, driver always set LinCurrentState->IsBusBusy = FALSE.</p> <p>This bug apply for IPV: LPUART and FLEXIO.</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>Lin_TC_FCT_0018</p> <p>Observed behavior:</p> <p>NA</p> <p>Expected behavior:</p> <p>NA</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>Move function Lin_Ip_GotoldleState down.</p>
ARTD-11541	New Feature	<p>New Feature</p> <p>[PORT] The Exclusive Areas should be reviewed and updated for K1 platform</p> <p>„NewWorkDescription:</p>

ID	Subtype	Headline and Description
		<p>The Exclusive Areas for K1 platform are incorrect. Some of them are redundant (need to be removed), and the rest need to be renamed.</p> <p>Requirement source: NA (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Remove/Add/Renaming the Exclusive Areas in code for K1. From IPW to IPL. All exclusives should be existed in IPL. The ones in IPW should be removed. Update the UM/IM if needed"</p>
ARTD-11548	New Feature	<p>New Feature</p> <p>[ADC] SIM Internal supply monitoring channel support ,, "NewWorkDescription: Add support for ADC internal supply monitoring channel enable and source select. They are controlled by CHIPCTL register of SIM module. Add config check in CT/Tresos that only a single supply monitoring channel is configured per group. Add requirement that specifies the usage of supply monitoring. Requirement source: [...] (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: [...]"</p>
ARTD-11549	New Feature	<p>New Feature</p> <p>[ADC] SIM PDB back to back mode selection support ,, "NewWorkDescription: Add support for PDB back to back mode selection. The selection is controlled by PDB_BB_SEL fields found in CHIPCTL register of the SIM module. Presence of these fields is derivative dependent. Requirement source: [...] (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: [...]"</p>
ARTD-11550	New Feature	<p>New Feature</p> <p>[ADC] SIM ADC trigger/pretrigger/software source selection support ,, "NewWorkDescription: Implement support for trigger/pretrigger/software source select. This functionality is controlled per ADC instance by the ADCOPT register of the SIM module. Requirement source: [...] (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: [...]"</p>
ARTD-11546	New Feature	<p>New Feature</p> <p>[WDG] Add check that the Gpt callback function is Wdg_Cbk_GptNotificationX</p>

ID	Subtype	Headline and Description
		<p>„Detailed description (how to reproduce it): In GPT triggered mode, the Wdg does not issue an error if the registered callback function of the Gpt channel used by the Wdg is not Wdg_Cbk_GptNotificationX, where X is the Wdg instance number. Observed behavior: No warning is issued if the Gpt callback is not Wdg_Cbk_GptNotificationX. Expected behavior: There should be an error reported so that the user configures the used Gpt channel's callback notification to be Wdg_Cbk_GptNotificationX. Proposed solution optional: For EBT and S32CT add a verification either in .xdm / .template or at generation time to check the Gpt channel's configured callback function name.”</p>
ARTD-11547	New Feature	<p>New Feature</p> <p>[WDG] S32ConfiguratorTool and Tresos remove .members from structs (for C90 compliance), keep generated files bit-exact with Tresos"</p> <p>„Detailed description (how to reproduce it): Code generated by EBT and S32CT is not the same. EBT uses .member initialisation ,while S32CT typecast. Expected behavior: Generated code should be the same. Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: Modify code generation so that struct members are generated with typecast by both configurators.</p>
ARTD-11564	Bug	<p>[S32K1 EAR] SPI: Transmit failed when using transmission with large data via Flexio SPI Master<*></p> <p>Detailed description (how to reproduce it): PCS pin not keep asserted during transmission when using transmission with large data via Flexio SPI Master !image-2021-06-14-11-37-30-115.png! I think because the TIMCMP is not reset after setting to 0 so it will enable again when timer of clk reset Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: Spi_TC_FTC_1014 Observed behavior: [...] Expected behavior: [...] Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>
ARTD-11581	Bug	<p>[S32K1 RTM][CRYPTO]Fix compiler warning for example<*></p> <p>Detailed description (how to reproduce it): Example have compiler warning from cryif driver Test Case ID (internal TC that caught the defect) optional: NA</p>

ID	Subtype	Headline and Description
		<p>Observed behavior: Crylf_TS_T40D2M8I0R0/src/Crylf.c: In function 'Crylf_CallbackNotification': Crylf_TS_T40D2M8I0R0/src/Crylf.c:116:50: warning: unused parameter 'job' [-Wunused-parameter] 116 void Crylf_CallbackNotification (Crypto_JobType job, Std_ReturnType result) Crylf_TS_T40D2M8I0R0/src/Crylf.c:116:70: warning: unused parameter 'result' [-Wunused-parameter] 116 void Crylf_CallbackNotification (Crypto_JobType job, Std_ReturnType result) Expected behavior: No compiler warning during build example Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p>
ARTD-11613	New Feature	<p>New Feature</p> <p>[WDG] Verify MISRA comments and check accepted deviations.xlsx „Verify logged MISRA comments and check if they are in the Accepted Deviations list or can be added there. Modify any unclear comments."</p>
ARTD-11622	Bug	<p>[MCU] Wrong clock frequency and divider of ENET module in derivative S32K148<*></p> <p>Detailed description (how to reproduce it): ENET module divider is 4 but writing 8 to register so in wrong clock frequency Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: Mcu_TC_FCT_0552 Observed behavior: Frequency of ENET module is 24 Mhz Expected behavior: Frequency of ENET module is 12 Mhz Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>
ARTD-11638	Bug	<p>[S32K1][User manuals] Add missing sub-chapters for Module documentation<*></p> <p>Detailed description (how to reproduce it): Some sub-chapters are missing in Module Documentation part of UM. Preconditions: N/A Test Case ID (internal TC that caught the defect) optional: N/A Observed behavior: Some sub-chapters are missing in Module Documentation part of UM. Expected behavior: There shall not be any missing sub-chapters in Module Documentation part of UM. Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: Update UM</p>
ARTD-11643	Bug	<p>[S32K1 RTM][RM] fix misra violation<*></p>

ID	Subtype	Headline and Description
		<p>Detailed description (how to reproduce it): misra violation folow file excel attacted</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: NA</p> <p>Expected behavior: misra violation fixed</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-11644	New Feature	<p>New Feature</p> <p>[I2C] CPR_RTD_00190 regarding disabling Dem_SetEventStatus should be implemented ,,CPR_RTD_00190.i2c should be implemented. All modules which need to call Dem module shall provide a configuration parameter for disabling all calls of Dem_SetEventStatus. If this parameter is activated, no call of Dem_SetEventStatus must be performed. Per default, the call of Dem_SetEventStatus shall be allowed."</p>
ARTD-11646	New Feature	<p>New Feature</p> <p>[ADC] Streaming results reorder ,,NewWorkDescription: CPR_RTD_00490.adc:The adc driver shall support streaming access mode functionality with the possibility to arrange the adc results as multiple sets of group result buffer. E.g.: for a group with channels {CH1 Ch5 CH7} the resulting stream buffer shall be: {CH1, Ch5, CH7, CH1, Ch5, CH7, CH1, Ch5, CH7} instead of {CH1,CH1,CH1,CH5,CH5,CH5,CH7,CH7,CH7} like supported by autosar standard. This feature extension shall be enabled by using a parameter named Stream Result Grouping at group level. The default value of this parameter shall be False and shall only be editable when streaming access mode is selected for its group. Mark requirement as fulfilled in Requirement source: Port from S32G/K3 Proposed solution optional: N.A."</p>
ARTD-11649	Bug	<p>[CAN] Missing constraint for ICOM on K1<*></p> <p>Detailed description (how to reproduce it): CanIcomMessageIdType: STANDARD CanIcomIdOperation: GREATER_MINNUM</p> <p>=> input invalid value of standard id (> 0x7FF) => fail to check invalid configuration parameter</p> <p>Preconditions: [...]</p>

ID	Subtype	Headline and Description
		<p>Test Case ID (internal TC that caught the defect) optional: [...]</p> <p>Observed behavior: !image-2021-06-16-08-04-52-501.png!</p> <p>Expected behavior: [...]</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-11650	Bug	<p>[EEP][S32K1] Follow up ticket for Misra violations<*></p> <p>Detailed description (how to reproduce it): Some Misra violations are not fixed</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: Some Misra violations are not fixed</p> <p>Expected behavior: Misra violations shall be fixed</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Update code</p>
ARTD-11663	Bug	<p>[WDG] Some functions missing in UM chapter 6.2<*></p> <p>Detailed description (how to reproduce it): Some functions missing in UM chapter 6.2</p> <p>Preconditions: [...]</p> <p>Test Case ID (internal TC that caught the defect) optional: [...]</p> <p>Observed behavior: [...]</p> <p>Expected behavior: [...]</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-11664	Bug	<p>[I2C] Channel ID and channel index are not match on CT configuration<*></p> <p>Detailed description (how to reproduce it): Channel ID and channel index are not match on CT configuration, it cause some problem if user config like that</p> <p>Preconditions: [...]</p> <p>Test Case ID (internal TC that caught the defect) optional: [...]</p> <p>Observed behavior: [...]</p>

ID	Subtype	Headline and Description
		<p>Expected behavior: [...]</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Add a constraint to check match between channel id and channel index</p>
ARTD-11692	Bug	<p>[LIN] DS FLEXIO Header break byte is longer than 13 bits<*></p> <p>Detailed description (how to reproduce it): DS FLEXIO Header break longer than 13 bits</p> <p>Preconditions: [...]</p> <p>Test Case ID (internal TC that caught the defect) optional: DS FLEXIO Examples</p> <p>Observed behavior: DS FLEXIO Header break longer than 13 bits</p> <p>Expected behavior: DS FLEXIO Header break is correct</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-11700	Bug	<p>[PWM] Mismatch the macro definition<*></p> <p>Detailed description (how to reproduce it): Mismatch the macro definition in Flexio IP layer</p> <pre>#if (defined(FLEXIO_PWM_IP_HAS_PIN_OVERRIDE) && (FLEXIO_PWM_IP_HAS_PIN_OVERRIDE == STD_ON)) #if (defined(FLEXIO_PWM_IP_HAS_PIN_OVERRIDE) && (FLEXIO_PWM_IP_HAS_PIN_OVERRIDE == TRUE))</pre> <p>There are drivers that use '#if' preprocessor directives like follow: '#if (COMPILING_CONDITION == TRUE)' or '#if (COMPILING_CONDITION == STD_ON)', or both</p> <p>See also the discussions on this https://teams.microsoft.com/l/message/19:664e0ee3787240d2b4cbd1f568eaab8b@thread.tacv2/1623815330575?tenantId=686ea1d3-bc2b-4c6f-a92c-d99c5c301635&groupId=f9dec68-7b74-4101-a4d2-ad54e86f727f&parentMessageId=1623815330575&teamName=Zebra&channelName=Group%206&createdTime=1623815330575</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: NA</p> <p>Expected behavior: Need to align the macro definition</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Replace in the code 'COMPILING_CONDITION == TRUE' by 'COMPILING_CONDITION == STD_ON' for consistency; this will also help us to fix</p>

ID	Subtype	Headline and Description
		violations of 'MISRA Rule 10.3' and to avoid the issues reported in this PR https://bitbucket.sw.nxp.com/projects/ARTD/repos/base/pull-requests/520/overview?commentId=861452
ARTD-11757	Bug	<p>[ICU] The prescaler register of LPTMR is written wrong value compared to config value<*></p> <p>When user configure the value 4 for prescaler: !image-2021-06-20-22-05-23-624.png! The register in debug interface is wrong of value !image-2021-06-20-22-04-17-114.png!</p>
ARTD-11761	New Feature	<p>New Feature</p> <p>[FLS] Investigate to remove unused configurations in the driver ,,NewWorkDescription: Investigate the two unused nodes in FlsSectorList: *FlsProgrammingSize & *FlsPhysicalSectorUnlock If they are temporarily unused, they should be greyed out to notice to the users. In case of removing, these items should be considered: Check and remove the related constraint with other nodes Check and remove the corresponding resources in the resource files Remove generated code in *Fls_PBcfg.c and the corresponding structures in *Fls_Types.h*: paSectorUnlock Fls_ProgSizeType Remove the related CRC calculation in both generated code and the driver code Requirement source: (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: Add list to select"</p>
ARTD-11764	Bug	<p>[CAN] wrong guard macro for single-core platform on CPR_RTD_00420.can implementation<*></p> <p>Detailed description (how to reproduce it): !image-2021-06-21-11-33-17-228.png! With above condition the implementation (in Can_Init API) for multicore-platform still be visible on single core platform (S32K1XX) => this will cause unreachable code</p> <p>B*> bValidCoreID seem always be used, => so it should always be declared?! !image-2021-06-21-11-42-51-919.png! Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: [...] Observed behavior: [...] Expected behavior: [...] Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>

ID	Subtype	Headline and Description
ARTD-11767	Bug	<p>[PORT] Build fail when using incorrect name with boolean type<*></p> <p>Detailed description (how to reproduce it): with BLN_PORT_044, build test Port_TS_COT_005 cfg 28 Preconditions: Node PORT_CI_IP_PORT_DEV_ERR_DETECT true, add NO_STDINT in make file Test Case ID (internal TC that caught the defect) optional: Port_TC_WBT_0004 Observed behavior: This test will build fail during incorrect input of function bellow picture: !image-2021-06-21-13-43-46-671.png! Expected behavior: The driver can be built successfully when PORT_CI_IP_PORT_DEV_ERR_DETECT is enabled and NO_STDINT in make file is added. Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: Update from lower case to UPPER CASE: false > FALSE</p>
ARTD-11769	Bug	<p>[LIN] In Slave mode, S32DS allows the value BL_10 for the DetectedBreakLength field.</p> <p>„Detailed description (how to reproduce it): In Slave mode, S32DS allows the value BL 10 for the DetectedBreakLength field. Preconditions: Following Lin Spec 2.1 : !image-2021-06-21-14-24-11-836.png width=584,height=304! Test Case ID (internal TC that caught the defect) optional: NA Observed behavior: NA Expected behavior: NA Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: NA</p>
ARTD-11772	Bug	<p>[PORT] Re-check all the bitfields in MSCR registers<*></p> <p>Detailed description (how to reproduce it): Re-check all the bitfield in MSCR registers. Check one by one if that bitfield can be enabled/disabled when user using Port_Init and other functions. Preconditions: NA Test Case ID (internal TC that caught the defect) optional: NA Observed behavior: Re-check all the bitfield in MSCR registers. Check one by one if that bitfield can be enabled/disabled when user using Port_Init and other functions. Expected behavior: All bitfields in MSCRs/PCRs should work correctly Proposed solution optional: All bitfields in MSCRs/PCRs should check again in the code</p>

ID	Subtype	Headline and Description
ARTD-11802	Bug	<p>[ETH] Implement the requirement CPR_RTD_00211 for Eth driver<*></p> <p>Detailed description (how to reproduce it): Please implement the requirement CPR_RTD_00211 for Eth driver: Any while loop shall be constructed not without at least one dedicated escape for avoidance of endless loops. The while loop in Enet_Ip_ReadTimerValue function should be updated. Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: [...] Observed behavior: [...] Expected behavior: [...] Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...] - Please implement the requirement CPR_RTD_00211 for Eth driver: Any while loop shall be constructed not without at least one dedicated escape for avoidance of endless loops. The while loop in Enet_Ip_ReadTimerValue function should be updated.</p>
ARTD-11804	Bug	<p>[ADC] Adc cannt work with Dma when number of configured channels is greater than number of SC registers<*></p> <p>Detailed description (how to reproduce it): Adc cannt work with Dma when number of configured channels is greater than number of SC registers Adc_init modifies the values of registers behind the address of highest SC register that causes unexpected behaviors Sw oneshot group can not get status stream complete if if number of configuration channels is greater than ADC_MAX_CHAN_COUNT and using dma Preconditions: Configuration channels is greater than ADC_MAX_CHAN_COUNT Transferring by DMA Test Case ID (internal TC that caught the defect) optional: Adc_TC_FCT_0121 Adc_TS_047 cfg 2 Observed behavior: Number of configuration channels is 17 > 16 max sc channel of S32K144w Start sw trigger oneshot group Expected group status is stream complete without timeout error Stop sw trigger oneshot group Real status: timeout error occurred and can not complete group because dma need to reconfigure for final channel Expected behavior: Group status is stream complete without timeout error Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>
ARTD-11805	Bug	<p>[GPT] Function Srtc_Ip_ConfigureSecondsInterrupt is not working as expected<*></p> <p>Detailed description (how to reproduce it):</p>

ID	Subtype	Headline and Description
		<p>After calling the function Srtc_Ip_ConfigureSecondsInterrupt, I expected the value TSIC=64 Hz but this did not happen</p> <p>Function Srtc_Ip_ConfigureSecondsInterrupt is not working as expected</p> <p>Preconditions: use the function Srtc_Ip_ConfigureSecondsInterrupt</p> <p>Test Case ID (internal TC that caught the defect) optional: Ip_SRtc_TC_FCT_0006</p> <p>Observed behavior: the value of TSIC is incorrectly logged through the function Srtc_Ip_ConfigureSecondsInterrupt</p> <p>Expected behavior: the value of TSIC is correctly logged through the function Srtc_Ip_ConfigureSecondsInterrupt</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: double check the values written by the function Srtc_Ip_SetSecondsInterruptConfiguration</p>
ARTD-11824	Bug	<p>[ADC] AdcChannelDelay restriction does not match with ADC_MAX_CHAN_COUNT on S32K148<*></p> <p>Detailed description (how to reproduce it): AdcChannelDelay restriction does not match with ADC_MAX_CHAN_COUNT on S32K148</p> <p>Preconditions: Derivative is S32K148 AdcGroupInBacktoBackMode is disable AdcGroupUsesChannelDelays is enable Number of configuration channels is 33 (0->32)</p> <p>Test Case ID (internal TC that caught the defect) optional: Adc_TC_FCT_0121 Adc_TS_047 cfg 3</p> <p>Observed behavior: AdcChannelDelay tab configure as attachment: Channel delay 16 < Channel delay 15 but ADC_MAX_CHAN_COUNT is 32 for S32K148</p> <p>Real status: Generation pass</p> <p>Expected behavior: Generate fail because channel delays need to increase in block of 32</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-12013	New Feature	<p>New Feature</p> <p>[S32K1 RTM] Driver activities for BASE „IPs list: [see SOW for details https://nxp1.sharepoint.com/w:/r/sites/Zebra/_layouts/15/Doc.aspx?sourcedoc=%7B0170E3D5-3012-4515-A8A0-4B646688F9C1%7D&file=S32K1%20RTD%20ASR%204.4%201.0.0%20SOW.docx&action=default&mobileredirect=true]</p>
ARTD-12052	New Feature	<p>New Feature</p> <p>[S32K1 RTM] Dependency Driver activities for S32K1XX</p>



ID	Subtype	Headline and Description
		<p>;;IPs list: [see SOW for details]https://nxp1.sharepoint.com/w:/r/sites/Zebra/_layouts/15/Doc.aspx?sourcedoc=%7B0170E3D5-3012-4515-A8A0-4B646688F9C1%7D&file=S32K1%20RTD%20ASR%204.4%201.0.0%20SOW.docx&action=default&mobileredirect=true</p>
ARTD-12101	New Feature	<p>New Feature</p> <p>[RM][S32K1 RTM] Mpu_Ip_SetRegionConfig_Privileged need to check regionNumber range</p> <p>;;NewWorkDescription: Mpu_Ip_SetRegionConfig_Privileged need to check regionNumber range Requirement source: [...] (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: Check regionNumber range in Mpu_Ip_SetRegionConfig_Privileged function"</p>
ARTD-12105	Bug	<p>[ETH] The Error callback is not invoked<*></p> <p>Detailed description (how to reproduce it): The error callback is not invoked because the EIR register value is clear before checking spurious interrupt. Please check the screen-shot: !image-2021-06-23-11-23-18-500.png! Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: [...] Observed behavior: [...] Expected behavior: [...] Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>
ARTD-12108	Bug	<p>[LIN] Function Flexio_Lin_Ip_AbortTransferData make driver suspended for a period of time<*></p> <p>Detailed description (how to reproduce it): Test case call function Lin_SendFrame, while header is transmitting test call function Lin_GoToSleepInternal. After that function Lin_Wakeup is called. Wakeup signal don't send. Preconditions: In function Flexio_Lin_Ip_AbortTransferData driver will check SHIFTSTAT register equal 1 to wait until the data is completely. But SHIFTSTAT only equivalent to shiftbuff load data to shifter. So when data not send completed, function Flexio_Lin_Ip_GotoldleState is called => disable timer => driver suspend. Test Case ID (internal TC that caught the defect) optional: Lin_TC_FCT_1007 Observed behavior: TC failed Expected behavior: TC pass</p>

ID	Subtype	Headline and Description
		Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: Check TIMSTAT change to SHIFTSTAT
ARTD-12112	Bug	<p>[ADC] Driver need to check complete flag before reading data in ISR<*></p> <p>Detailed description (how to reproduce it): Driver need to check complete flag before reading data in ISR Preconditions: AdcGroupUsesChannelDelays is enable AdcGroupInBacktoBackMode is disable Number of configuration channels is 9 (PDB0-channel0 (pre trigger 0->7) and PDB0-channel1 (pre trigger8)) Delay time between configuration channels is too close make PDB0 ch0 error Test Case ID (internal TC that caught the defect) optional: Adc_TC_FCT_0121 Adc_TS_047 cfg3 Observed behavior: Start sw oneshot group Wait until stream complete Stop group Real status: Group status is stream complete but wrong data because some incomplete channels were read Expected behavior: time out occurred because delay time too close make PDB0 has errors and some channels are incomplete Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: NA</p>
ARTD-12117	Bug	<p>[S32K1 RTM][SPI][FLEXIO] Unsupported SpiDataShiftEdge=TRAILING for multiple transfer<*></p> <p>Detailed description (how to reproduce it): Relate to multiple transfers when using FLEXIO, RM notes that: !image-2021-06-23-17-26-11-523.png! This means, SpiDataShiftEdge must be LEADING for multiple transfers over FLEXIO But driver has no warning in EB configuration or mention in UM limitation Preconditions: NA Test Case ID (internal TC that caught the defect) optional: Spi_TS_109 Observed behavior: NA Expected behavior: NA Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>
ARTD-12115	Bug	<p>[S32K1 RTM][S32CT] FLS: Abort timeout should get from OsIf_MicrosToTicks()<*></p> <p>Detailed description (how to reproduce it):</p>

ID	Subtype	Headline and Description
		<pre>[Currently: #if (FTFC_TIMEOUT_SUPERVISION_ENABLED == STD_ON) uint32 u32TimerCounterAbort = FTFC_ABORT_TIMEOUT; #endif / FTFC_TIMEOUT_SUPERVISION_ENABLED == STD_ON /]</pre> <p>Observed behavior:</p> <pre>[The timeout didn't converts to ticks units.]</pre> <p>Expected behavior:</p> <pre>[#if (FTFC_TIMEOUT_SUPERVISION_ENABLED == STD_ON)}} uint32 u32ElapsedAbortTicks = 0UL;}} uint32 u32TimeoutAbortTicks = Oslf_MicrosToTicks(FTFC_ABORT_TIMEOUT, (Oslf_CounterType)FTFC_TIMEOUT_TYPE);}} uint32 u32CurrentAbortTicks = Oslf_GetCounter((Oslf_CounterType)FTFC_TIMEOUT_TYPE);}}]</pre>
ARTD-12116	Bug	<p>[UART][FLEXIO_UART] Timer Status Flag should be clear if there is no more data to transfer, transmission after the last byte are sent</p> <p>„Detailed description (how to reproduce it): !screenshot-1.png thumbnail! Link: https://community.nxp.com/t5/Kinetis-Microcontrollers/Understanding-FlexIO/tap/1115419 As above information Timer Status Flag (TIMSTAT) should be clear in Flexio_Uart_Ip_CheckTxOperation function to write new data to the SHITBUF register to start the transaction. Preconditions: [...]/N/A Test Case ID (internal TC that caught the defect) optional: [...]/N/A Observed behavior: [...] Timer Status Flag was not cleared in Flexio_Uart_Ip_CheckTxOperation function Expected behavior: [...] Timer Status Flag should be clear in Flexio_Uart_Ip_CheckTxOperation function by Flexio_Mcl_Ip_ClearTimerStatus Proposed solution optional: [...]</p>
ARTD-12119	Bug	<p>[S32K1 RTM] PWM: FTM outputs wasn't placed into expect values when fault events in ongoing and Fault interrupts wasn't generated<*></p> <p>Detailed description (how to reproduce it): FTM outputs wasn't placed into expect values when fault events in ongoing !image-2021-06-23-17-35-00-635.png width=811,height=192! Fault interrupts wasn't generated Preconditions: configuring FTM outputs and Fault inputs as attached files</p>

ID	Subtype	Headline and Description
		<p>Test Case ID (internal TC that caught the defect) optional: Pwm_TS_107</p> <p>Observed behavior: FTM outputs wasn't placed into expect values when fault events in ongoing Fault interrupts wasn't generated</p> <p>Expected behavior: FTM outputs will be placed into expect values when fault events in ongoing Fault interrupts will be generated</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-12121	New Feature	<p>New Feature</p> <p>[S32K1 RTM] Driver activities for EEP „IPs list: [see SOW for details]https://nxp1.sharepoint.com/:w:/r/sites/Zebra/_layouts/15/Doc.aspx?sourcedoc=%7B0170E3D5-3012-4515-A8A0-4B646688F9C1%7D&file=S32K1%20RTD%20ASR%204.4%201.0.0%20SOW.docx&action=default&mobileredirect=true”</p>
ARTD-12141	Bug	<p>[WDG] Incorrect Det Error when checking Configuration pointer<*></p> <p>Detailed description (how to reproduce it): If the parameter checking for the driver's initialization function is enabled, the Configuration pointer argument shall be checked with the following conditions: In the supportedConfigVariants VariantPreCompile and VariantLinkTime if only one configuration variant set is used, the initialization function does not need nor evaluate the passed argument. Thus the Configuration pointer shall have a NULL_PTR value. In the supportedConfigVariant VariantPostBuild or if multiple configuration variant sets are used, the initialization function requires the passed argument. Thus the Configuration pointer shall be different from NULL_PTR. If these conditions are not satisfied, a Development error with type <MIP>_E_INIT_FAILED shall be reported to Development Error Tracer (Det) ID: 134 Req ID: CPR_RTD_00563.wdg About this requirement when the conditions are not satisfied, driver will raise error WDG_E_INIT_FAILED. Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: [...] Observed behavior: Now, driver raises WDG_E_PARAM_POINTER, not match with requirement <pre>#if (WDG_PRECOMPILE_SUPPORT == STD_ON) if (NULL_PTR != ConfigPtr) #else if (NULL_PTR == ConfigPtr) #endif /*if (WDG_PRECOMPILE_SUPPORT == STD_ON)*/ { (void)Det_ReportError((uint16)WDG_CHANNEL_MODULE_ID, (uint8)Wdg_Instance, (uint8)WDG_INIT_ID, (uint8)WDG_E_PARAM_POINTER); valid = (Std_ReturnType)E_NOT_OK; } </pre> Expected behavior:</p>

ID	Subtype	Headline and Description
		<p>driver will raise error WDG_E_INIT_FAILED</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-12179	Bug	<p>[fr] Fix inconsistency related to using 'TRUE' or 'FALSE' instead of 'STD_ON' or 'STD_OFF' for '#if' preprocessor directives<*></p> <p>Detailed description :</p> <p>There are drivers that use ' _#if* _' preprocessor directives like follow: ' _#if (COMPILING_CONDITION == TRUE*)_ ' or ' _#if (COMPILING_CONDITION == STD_ON*)_ ', or both</p> <p>See also the discussions on this [post.](https://teams.microsoft.com/l/message/19:664e0ee3787240d2b4cbd1f568eaab8b@thread.tacv2/1623815330575?tenantId=686ea1d3-bc2b-4c6f-a92c-d99c5c301635&groupId=f9dec68-7b74-4101-a4d2-ad54e86f727f&parentMessageId=1623815330575&teamName=Zebra&channelName=Group%206&createdTime=1623815330575]</p> <p>Proposed solution*: Replace in the code ' _COMPILING_CONDITION == TRUE*_ ' by ' _COMPILING_CONDITION == STD_ON*_ ' for consistency; this will also help us to fix violations of ' _MISRA Rule 10.3_ ' and to avoid the issues reported in this [PR](https://bitbucket.sw.nxp.com/projects/ARTD/repos/base/pull-requests/520/overview?commentId=861452]</p>
ARTD-12142	Bug	<p>[RM][S32K1 RTM] Range of Start Address, End Address on CT, EB incorrect</p> <p>„Detailed description (how to reproduce it): Start Address defines the most significant bits of the 0-modulo-32 byte start address of the memory region. End Address defines the most significant bits of the 31-modulo-32 byte end address of the memory region. Test Case ID (internal TC that caught the defect) optional: NA Preconditions: NA Observed behavior: no error when config Start Address on CT, End Address on CT EB different with value in register Expected behavior: error when config Start Address on CT, End Address on CT EB different with value in register Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: NA</p>
ARTD-12145	Bug	<p>[LIN] While loop does not end in dummy timer<*></p> <p>Detailed description (how to reproduce it): In dummy TimeoutTick = timeoutUs !image-2021-06-24-16-46-20-356.png!</p>

ID	Subtype	Headline and Description
		<p>And ElapseTime cannot lager or equal to TimeoutTicks [!image-2021-06-24-16-47-05-151.png width=1065,height=204,id=x_0-weu-d9-48f34d87019cb538a178648310d33971! https://eu-prod.asyncgw.teams.microsoft.com/v1/objects/0-weu-d9-48f34d87019cb538a178648310d33971/views/imgo] because ElapsedTime always assigned to 1 [!image-2021-06-24-16-47-25-926.png width=845,height=117,id=x_0-weu-d6-fb6611fd73346c7fc5b2caf3c1de9e5e! https://eu-prod.asyncgw.teams.microsoft.com/v1/objects/0-weu-d6-fb6611fd73346c7fc5b2caf3c1de9e5e/views/imgo]</p> <p>Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: [...] Observed behavior: [...] Expected behavior: [...] Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>
ARTD-12146	Bug	<p>[ICU] FTM Overflow calculation is wrong when overflow notification is enabled<*></p> <p>Detailed description (how to reproduce it): [This problem is explained in [ARTD-10896]]</p> <p>Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: [...] Observed behavior: [...] Expected behavior: [...] Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>
ARTD-12144	Bug	<p>[LIN] Driver failed in case : current frame is aborted if a new frame is requested with IPV LPUART<*></p> <p>Detailed description (how to reproduce it): While header a frame is sending , a new frame is requested. Driver need abort old frame and send new frame. But driver only send header of new frame and a frame error interrupt created.</p> <p>Preconditions: After aborted header old frame, driver call function Lpuart_Lin_Ip_StartSendFrame to setup header of new frame. It will set Break char detect length as 13 bits minimum and enable LIN Break Detect Interrupt. But after that, a header break interrupt of old frame is requested (old was send header completed). In function interrupt handler driver will set Break char detect length as 10 bits minimum and disable LIN Break Detect Interrupt. So 1 frame error interrupt created.</p> <p>Test Case ID (internal TC that caught the defect) optional:</p>

ID	Subtype	Headline and Description
		<p>Lin_TC_FCT_0038</p> <p>Observed behavior: NA</p> <p>Expected behavior: NA</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Must check 2 flags: receive and transmit in function Lpuart_Lin_Ip_AbortTransferData.</p>
ARTD-12189	Bug	<p>[PORT] Generated file was incorrect in CTHL<*></p> <p>Detailed description (how to reproduce it): In S32K1XX, use S32DS, compare Port_TS_004 in EB with CT for HL, derivative S32K148</p> <p>Preconditions: all config output of EB and CT for HL, which need to be same with all derivative</p> <p>Test Case ID (internal TC that caught the defect) optional: Port_TS_004</p> <p>Observed behavior: packet for s32k148_lqfp144 not available some pins as define in left column in picture below(Port_Cfg.h in EB): !image-2021-06-25-14-30-07-961.png! !image-2021-06-25-14-32-59-166.png!</p> <p>Expected behavior: All config need to generate correctly in CT for HL</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-12197	Bug	<p>[ADC] Driver is not initialized, when interrupt occurs, ISR does not clear COCO bit interrupt status flag.</p> <p>„Detailed description (how to reproduce it): ISR shall check whether its respective driver is initialized. When the driver is not initialized, the ISR do not clear interrupt status flag COCO bit. => always jumps into interrupt Adc_Ip_Handler() and can't get out.</p> <p>Preconditions: Initializes the ADC hardware unit and the driver. Fault injection point to set init static global value to uninit state. Start ADC group conversion. When the interrupt happens, the end of chain conversion callback function is not called, the interrupt flag is not cleared.</p> <p>Test Case ID (internal TC that caught the defect) optional: Adc_TC_FLT_2101.c</p> <p>Observed behavior: The interrupt flag is not cleared.</p> <p>Expected behavior: The interrupt flag is cleared when the interrupt happens.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-12203	New Feature	

ID	Subtype	Headline and Description
		<p>New Feature</p> <p>[MCU] Support SRAM retention „Detailed description (how to reproduce it): Support to retain and access SRAM contents across functional resets. The description for the implementation is describe in ""SRAM retention: power modes and resets"" chapter. Preconditions: NA Test Case ID (internal TC that caught the defect) optional NA Observed behavior: NA Expected behavior: NA Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution (Optional): Add function support for SRAM retention"</p>
ARTD-12206	Bug	<p>[Wdg] Some DEM error nodes are redundant and Remove information SWT into Channel.c file<*></p> <p>Detailed description (how to reproduce it): Step 1: Run command: Clean generate any TS in list test of WDG Step 2: Check interface Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: [...] Observed behavior: Some DEM error nodes are redundant: WDG_E_CORRUPT_CONFIG, WDG_E_UNLOCKED, WDG_E_INVALID_PARAMETER, WDG_E_FORBIDDEN_INVOCATION, WDG_E_INVALID_CALL Remove all information of SWT in Wdg_Channel.c file Please see the attached file for more detail. Expected behavior: Remove all Dem node not use and all information in Wdg_Channel.c file Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>
ARTD-12226	New Feature	<p>New Feature</p> <p>[adc] Replace "NO_INIT" with "CLEARED" in memory section macros „1. Replace "NO_INIT" with "CLEARED" in the memory section identifiers of both source code files and documentation. For example: <MIP>_START_SEC_VAR_NO_INIT_UNSPECIFIED > <MIP>_START_SEC_VAR_CLEARED_UNSPECIFIED <MIP>_STOP_SEC_VAR_NO_INIT_32 > <MIP>_STOP_SEC_VAR_CLEARED_32 ... 2. In file "sections_to_be_defined_in_memmaph.dox", perform the following replacement in the description field of the "CLEARED" (formerly "NO_INIT") sections:</p>

ID	Subtype	Headline and Description
		<p>"These variables are never cleared and never initialized by start-up code." > "These variables are cleared to zero by start-up code."</p> <p>3. Move all zero-initialized variables into the "CLEARED" memory sections. For example:</p> <pre>#define FEE_START_SEC_VAR_INIT_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_INIT_BOOLEAN #include "Fee_MemMap.h" > #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h"</pre> <p>4. Remove all explicit zero-initializers in the "CLEARED" memory sections. For example:</p> <pre>#define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" > #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed; / implicit zero initialization*/ #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h"</pre>
ARTD-12230	New Feature	<p>New Feature</p> <p>[crypto] Replace "NO_INIT" with "CLEARED" in memory section macros ,,1. Replace "NO_INIT" with "CLEARED" in the memory section identifiers of both source code files and documentation. For example:</p> <pre><MIP>_START_SEC_VAR_NO_INIT_UNSPECIFIED > <MIP>_START_SEC_VAR_CLEARED_UNSPECIFIED <MIP>_STOP_SEC_VAR_NO_INIT_32 > <MIP>_STOP_SEC_VAR_CLEARED_32 ... 2. In file "sections_to_be_defined_in_memmaph.dox", perform the following replacement in the description field of the "CLEARED" (formerly "NO_INIT") sections: "These variables are never cleared and never initialized by start-up code." > "These variables are cleared to zero by start-up code." 3. Move all zero-initialized variables into the "CLEARED" memory sections. For example:</pre> <pre>#define FEE_START_SEC_VAR_INIT_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_INIT_BOOLEAN #include "Fee_MemMap.h" > #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h"</pre> <p>4. Remove all explicit zero-initializers in the "CLEARED" memory sections.</p>

ID	Subtype	Headline and Description
		<p>For example:</p> <pre>#define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" > #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed; / implicit zero initialization*/ #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h"</pre>
ARTD-12231	New Feature	<p>New Feature</p> <p>[dem] Replace "NO_INIT" with "CLEARED" in memory section macros"</p> <p>„1. Replace "NO_INIT" with "CLEARED" in the memory section identifiers of both source code files and documentation.</p> <p>For example:</p> <pre><MIP>_START_SEC_VAR_NO_INIT_UNSPECIFIED > <MIP>_START_SEC_VAR_CLEARED_UNSPECIFIED <MIP>_STOP_SEC_VAR_NO_INIT_32 > <MIP>_STOP_SEC_VAR_CLEARED_32 ... 2. In file "sections_to_be_defined_in_memmaph.dox", perform the following replacement in the description field of the "CLEARED" (formerly "NO_INIT") sections: "These variables are never cleared and never initialized by start-up code." > "These variables are cleared to zero by start-up code." 3. Move all zero-initialized variables into the "CLEARED" memory sections. For example: #define FEE_START_SEC_VAR_INIT_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_INIT_BOOLEAN #include "Fee_MemMap.h" > #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" 4. Remove all explicit zero-initializers in the "CLEARED" memory sections. For example: #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" > #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed; / implicit zero initialization*/ #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h"</pre>
ARTD-12232	New Feature	<p>New Feature</p>

ID	Subtype	Headline and Description
		<p>[det] Replace "NO_INIT" with "CLEARED" in memory section macros"</p> <p>„1. Replace "NO_INIT" with "CLEARED" in the memory section identifiers of both source code files and documentation.</p> <p>For example:</p> <pre><MIP>_START_SEC_VAR_NO_INIT_UNSPECIFIED > <MIP>_START_SEC_VAR_CLEARED_UNSPECIFIED <MIP>_STOP_SEC_VAR_NO_INIT_32 > <MIP>_STOP_SEC_VAR_CLEARED_32 ... </pre> <p>2. In file "sections_to_be_defined_in_memmaph.dox", perform the following replacement in the description field of the "CLEARED" (formerly "NO_INIT") sections: "These variables are never cleared and never initialized by start-up code." > "These variables are cleared to zero by start-up code."</p> <p>3. Move all zero-initialized variables into the "CLEARED" memory sections.</p> <p>For example:</p> <pre>#define FEE_START_SEC_VAR_INIT_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_INIT_BOOLEAN #include "Fee_MemMap.h" > #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" > 4. Remove all explicit zero-initializers in the "CLEARED" memory sections. <p>For example:</p> <pre>#define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" > #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed; / implicit zero initialization*/ #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" </pre> </pre>
ARTD-12234	New Feature	<p>New Feature</p> <p>[ecum] Replace "NO_INIT" with "CLEARED" in memory section macros"</p> <p>„1. Replace "NO_INIT" with "CLEARED" in the memory section identifiers of both source code files and documentation.</p> <p>For example:</p> <pre><MIP>_START_SEC_VAR_NO_INIT_UNSPECIFIED > <MIP>_START_SEC_VAR_CLEARED_UNSPECIFIED <MIP>_STOP_SEC_VAR_NO_INIT_32 > <MIP>_STOP_SEC_VAR_CLEARED_32 ... </pre> <p>2. In file "sections_to_be_defined_in_memmaph.dox", perform the following replacement in the description field of the "CLEARED" (formerly "NO_INIT") sections: "These variables are never cleared and never initialized by start-up code." > "These variables are cleared to zero by start-up code."</p> <p>3. Move all zero-initialized variables into the "CLEARED" memory sections.</p> <p>For example:</p> <pre>#define FEE_START_SEC_VAR_INIT_BOOLEAN #include "Fee_MemMap.h" </pre>

ID	Subtype	Headline and Description
		<pre>static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_INIT_BOOLEAN #include "Fee_MemMap.h" > #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" 4. Remove all explicit zero-initializers in the "CLEARED" memory sections. For example: #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" > #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed; / implicit zero initialization*/ #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h"</pre>
ARTD-12235	New Feature	<p>New Feature</p> <p>[eep] Replace "NO_INIT" with "CLEARED" in memory section macros" „1. Replace "NO_INIT" with "CLEARED" in the memory section identifiers of both source code files and documentation. For example: <pre><MIP>_START_SEC_VAR_NO_INIT_UNSPECIFIED > <MIP>_START_SEC_VAR_CLEARED_UNSPECIFIED <MIP>_STOP_SEC_VAR_NO_INIT_32 > <MIP>_STOP_SEC_VAR_CLEARED_32 ... 2. In file "sections_to_be_defined_in_memmaph.dox", perform the following replacement in the description field of the "CLEARED" (formerly "NO_INIT") sections: "These variables are never cleared and never initialized by start-up code." > "These variables are cleared to zero by start-up code." 3. Move all zero-initialized variables into the "CLEARED" memory sections. For example: #define FEE_START_SEC_VAR_INIT_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_INIT_BOOLEAN #include "Fee_MemMap.h" > #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" 4. Remove all explicit zero-initializers in the "CLEARED" memory sections. For example: #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h"</pre></p>

ID	Subtype	Headline and Description
		<pre>> #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed; / implicit zero initialization*/ #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h"</pre>
ARTD-12236	New Feature	<p>New Feature</p> <p>[eth] Replace "NO_INIT" with "CLEARED" in memory section macros"</p> <p>„1. Replace "NO_INIT" with "CLEARED" in the memory section identifiers of both source code files and documentation.</p> <p>For example:</p> <pre><MIP>_START_SEC_VAR_NO_INIT_UNSPECIFIED > <MIP>_START_SEC_VAR_CLEARED_UNSPECIFIED <MIP>_STOP_SEC_VAR_NO_INIT_32 > <MIP>_STOP_SEC_VAR_CLEARED_32 ... 2. In file "sections_to_be_defined_in_memmaph.dox", perform the following replacement in the description field of the "CLEARED" (formerly "NO_INIT") sections: "These variables are never cleared and never initialized by start-up code." > "These variables are cleared to zero by start-up code." 3. Move all zero-initialized variables into the "CLEARED" memory sections. For example: #define FEE_START_SEC_VAR_INIT_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_INIT_BOOLEAN #include "Fee_MemMap.h" > #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" 4. Remove all explicit zero-initializers in the "CLEARED" memory sections. For example: #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" > #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed; / implicit zero initialization*/ #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h"</pre>
ARTD-12210	Bug	<p>[ICU][S32K1XX] Lptmr is not generated notification callback for IP layer.<*></p> <p>The callback is always NULL_PTR in this output configuration for the struct below:</p> <pre>typedef struct { boolean chInit; /**< chInit state / Lptmr_Icu_MeasurementModeType measMode; /**< measurement mode /</pre>

ID	Subtype	Headline and Description
		<pre> Lptmr_Icu_Ip_NotifyType IptmrChannelNotification; /*!< notification function for LPTMR IPL. / Lptmr_Icu_Ip_CallbackType callback{color}; /*!< interrupt callback function. / uint16 callbackParam; /*!< Logic channel for which callback is executed. / boolean notificationEnable; /*!< Notification status /)Lptmr_Icu_Ip_ChStateType; But in the interrupt function, the callback is checked: switch (measMode) { case LPTMR_ICU_MODE_SIGNAL_EDGE_DETECT: { if(NULL_PTR != Lptmr_Icu_aChConfig[instance].callback) { Lptmr_Icu_aChConfig[instance].{color:#de350b}callback{color} (Lptmr_Icu_aChConfig[instance].{color:#de350b}callbackParam{color}, (boolean)FALSE); } } break; default: / case LPTMR_ICU_EDGE_COUNT:*/ { / Do nothing / } break; } </pre>
ARTD-12211	New Feature	<p>New Feature</p> <p>[CAN] Enable Timestamp for K1xx ,, "NewWorkDescription: Update Code and Add Timestamp timer feature. Merge it with the HR timestamp which is not supported. Enable Tresos & CT configurator for this feature. Enable for IP and HLD driver level. Requirement source: [...] (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: [...]"</p>
ARTD-12213	Bug	<p>[S32k1xx][Platform] Using test_EqClass tools can't gene isq name and isqhardler from Platform.component<*></p> <p>Detailed description (how to reproduce it): ,Using test_eqclass tool gene config for test eq cot on s32ct. 1. Creating the mex file with as many configs as possible on S32CT, 2. Using test_eqclass tools gene config random for test eq cot. Isq name, name, and isqhardler can't gene plaform.component. Maybe platform.component aren't allow read them. Preconditions: N/A Test Case ID (internal TC that caught the defect) optional: Platform_TS_COT_CT_002 Observed behavior: !image-2021-06-28-14-22-28-319.png! Expected behavior:</p>

ID	Subtype	Headline and Description
		<p>Update platform.component allow read name isq</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>!image-2021-06-28-14-26-54-461.png!</p> <p>for ex: line of code 912 and 918, Add enable = "false".</p> <p>!image-2021-06-28-14-29-24-764.png!</p>
ARTD-12218	New Feature	<p>New Feature</p> <p>[PORT] Align the naming of DSE upon unused pins and PortPin list</p> <p>„NewWorkDescription:</p> <p>Please re-align the naming of DSE field in both unused pins and portPin list. Those should be ""High_Drive_Strength"" and ""Low_Driver_strength"" rather than the previous ones.</p> <p>Requirement source:</p> <p>NA</p> <p>(e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional:</p> <p>Those should be ""High_Drive_Strength"" and ""Low_Driver_strength"" rather than the previous ones."</p>
ARTD-12242	New Feature	<p>New Feature</p> <p>[gpt] Replace "NO_INIT" with "CLEARED" in memory section macros"</p> <p>„1. Replace "NO_INIT" with "CLEARED" in the memory section identifiers of both source code files and documentation.</p> <p>For example:</p> <pre><MIP>_START_SEC_VAR_NO_INIT_UNSPECIFIED > <MIP>_START_SEC_VAR_CLEARED_UNSPECIFIED <MIP>_STOP_SEC_VAR_NO_INIT_32 > <MIP>_STOP_SEC_VAR_CLEARED_32 ...</pre> <p>2. In file "sections_to_be_defined_in_memmap.dox", perform the following replacement in the description field of the "CLEARED" (formerly "NO_INIT") sections: "These variables are never cleared and never initialized by start-up code." > "These variables are cleared to zero by start-up code."</p> <p>3. Move all zero-initialized variables into the "CLEARED" memory sections.</p> <p>For example:</p> <pre>#define FEE_START_SEC_VAR_INIT_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_INIT_BOOLEAN #include "Fee_MemMap.h" > #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h"</pre> <p>4. Remove all explicit zero-initializers in the "CLEARED" memory sections.</p> <p>For example:</p> <pre>#define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h"</pre>

ID	Subtype	Headline and Description
		<pre>> #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed; / implicit zero initialization*/ #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h"</pre>
ARTD-12243	New Feature	<p>New Feature</p> <p>[i2c] Replace "NO_INIT" with "CLEARED" in memory section macros" ,, "1. Replace "NO_INIT" with "CLEARED" in the memory section identifiers of both source code files and documentation. For example: <pre><MIP>_START_SEC_VAR_NO_INIT_UNSPECIFIED > <MIP>_START_SEC_VAR_CLEARED_UNSPECIFIED <MIP>_STOP_SEC_VAR_NO_INIT_32 > <MIP>_STOP_SEC_VAR_CLEARED_32 ... 2. In file "sections_to_be_defined_in_memmaph.dox", perform the following replacement in the description field of the "CLEARED" (formerly "NO_INIT") sections: "These variables are never cleared and never initialized by start-up code." > "These variables are cleared to zero by start-up code." 3. Move all zero-initialized variables into the "CLEARED" memory sections. For example: #define FEE_START_SEC_VAR_INIT_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_INIT_BOOLEAN #include "Fee_MemMap.h" > #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" 4. Remove all explicit zero-initializers in the "CLEARED" memory sections. For example: #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" > #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed; / implicit zero initialization*/ #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h"</pre> </p>
ARTD-12245	New Feature	<p>New Feature</p> <p>[icu] Replace "NO_INIT" with "CLEARED" in memory section macros" ,, "1. Replace "NO_INIT" with "CLEARED" in the memory section identifiers of both source code files and documentation. For example: <pre><MIP>_START_SEC_VAR_NO_INIT_UNSPECIFIED > <MIP>_START_SEC_VAR_CLEARED_UNSPECIFIED</pre> </p>

ID	Subtype	Headline and Description
		<p><MIP>_STOP_SEC_VAR_NO_INIT_32 > <MIP>_STOP_SEC_VAR_CLEARED_32</p> <p>...</p> <p>2. In file "sections_to_be_defined_in_memmaph.dox", perform the following replacement in the description field of the "CLEARED" (formerly "NO_INIT") sections: "These variables are never cleared and never initialized by start-up code." > "These variables are cleared to zero by start-up code."</p> <p>3. Move all zero-initialized variables into the "CLEARED" memory sections.</p> <p>For example:</p> <pre>#define FEE_START_SEC_VAR_INIT_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_INIT_BOOLEAN #include "Fee_MemMap.h" > #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" ></pre> <p>4. Remove all explicit zero-initializers in the "CLEARED" memory sections.</p> <p>For example:</p> <pre>#define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" > #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed; / implicit zero initialization*/ #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h"</pre>
ARTD-12246	New Feature	<p>New Feature</p> <p>[lin] Replace "NO_INIT" with "CLEARED" in memory section macros"</p> <p>., "1. Replace "NO_INIT" with "CLEARED" in the memory section identifiers of both source code files and documentation.</p> <p>For example:</p> <pre><MIP>_START_SEC_VAR_NO_INIT_UNSPECIFIED > <MIP>_START_SEC_VAR_CLEARED_UNSPECIFIED <MIP>_STOP_SEC_VAR_NO_INIT_32 > <MIP>_STOP_SEC_VAR_CLEARED_32 ...</pre> <p>2. In file "sections_to_be_defined_in_memmaph.dox", perform the following replacement in the description field of the "CLEARED" (formerly "NO_INIT") sections: "These variables are never cleared and never initialized by start-up code." > "These variables are cleared to zero by start-up code."</p> <p>3. Move all zero-initialized variables into the "CLEARED" memory sections.</p> <p>For example:</p> <pre>#define FEE_START_SEC_VAR_INIT_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_INIT_BOOLEAN #include "Fee_MemMap.h" > #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h"</pre>

ID	Subtype	Headline and Description
		<pre>static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" 4. Remove all explicit zero-initializers in the "CLEARED" memory sections. For example: #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" > #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed; / implicit zero initialization*/ #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h"</pre>
ARTD-12249	New Feature	<p>New Feature</p> <p>[ocu] Replace "NO_INIT" with "CLEARED" in memory section macros ,,1. Replace "NO_INIT" with "CLEARED" in the memory section identifiers of both source code files and documentation. For example: <pre><MIP>_START_SEC_VAR_NO_INIT_UNSPECIFIED > <MIP>_START_SEC_VAR_CLEARED_UNSPECIFIED <MIP>_STOP_SEC_VAR_NO_INIT_32 > <MIP>_STOP_SEC_VAR_CLEARED_32 ... 2. In file "sections_to_be_defined_in_memmap.dox", perform the following replacement in the description field of the "CLEARED" (formerly "NO_INIT") sections: "These variables are never cleared and never initialized by start-up code." > "These variables are cleared to zero by start-up code." 3. Move all zero-initialized variables into the "CLEARED" memory sections. For example: #define FEE_START_SEC_VAR_INIT_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_INIT_BOOLEAN #include "Fee_MemMap.h" > #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" 4. Remove all explicit zero-initializers in the "CLEARED" memory sections. For example: #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" > #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed; / implicit zero initialization*/ #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h"</pre> </p>

ID	Subtype	Headline and Description
ARTD-12251	New Feature	<p>New Feature</p> <p>[port] Replace "NO_INIT" with "CLEARED" in memory section macros"</p> <p>„1. Replace "NO_INIT" with "CLEARED" in the memory section identifiers of both source code files and documentation.</p> <p>For example:</p> <pre><MIP>_START_SEC_VAR_NO_INIT_UNSPECIFIED > <MIP>_START_SEC_VAR_CLEARED_UNSPECIFIED <MIP>_STOP_SEC_VAR_NO_INIT_32 > <MIP>_STOP_SEC_VAR_CLEARED_32 ... 2. In file "sections_to_be_defined_in_memmaph.dox", perform the following replacement in the description field of the "CLEARED" (formerly "NO_INIT") sections: "These variables are never cleared and never initialized by start-up code." > "These variables are cleared to zero by start-up code." 3. Move all zero-initialized variables into the "CLEARED" memory sections. For example: #define FEE_START_SEC_VAR_INIT_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_INIT_BOOLEAN #include "Fee_MemMap.h" > #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" 4. Remove all explicit zero-initializers in the "CLEARED" memory sections. For example: #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" > #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed; / implicit zero initialization*/ #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h"</pre>
ARTD-12252	New Feature	<p>New Feature</p> <p>[pwm] Replace "NO_INIT" with "CLEARED" in memory section macros"</p> <p>„1. Replace "NO_INIT" with "CLEARED" in the memory section identifiers of both source code files and documentation.</p> <p>For example:</p> <pre><MIP>_START_SEC_VAR_NO_INIT_UNSPECIFIED > <MIP>_START_SEC_VAR_CLEARED_UNSPECIFIED <MIP>_STOP_SEC_VAR_NO_INIT_32 > <MIP>_STOP_SEC_VAR_CLEARED_32 ... 2. In file "sections_to_be_defined_in_memmaph.dox", perform the following replacement in the description field of the "CLEARED" (formerly "NO_INIT") sections: "These variables are never cleared and never initialized by start-up code." > "These variables are cleared to zero by start-up code." 3. Move all zero-initialized variables into the "CLEARED" memory sections.</pre>

ID	Subtype	Headline and Description
		<p>For example:</p> <pre>#define FEE_START_SEC_VAR_INIT_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_INIT_BOOLEAN #include "Fee_MemMap.h" > #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" 4. Remove all explicit zero-initializers in the "CLEARED" memory sections. For example: #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" > #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed; / implicit zero initialization*/ #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h"</pre>
ARTD-12255	New Feature	<p>New Feature</p> <p>[rte] Replace "NO_INIT" with "CLEARED" in memory section macros"</p> <p>„1. Replace "NO_INIT" with "CLEARED" in the memory section identifiers of both source code files and documentation.</p> <p>For example:</p> <pre><MIP>_START_SEC_VAR_NO_INIT_UNSPECIFIED > <MIP>_START_SEC_VAR_CLEARED_UNSPECIFIED <MIP>_STOP_SEC_VAR_NO_INIT_32 > <MIP>_STOP_SEC_VAR_CLEARED_32 ... 2. In file "sections_to_be_defined_in_memmap.dox", perform the following replacement in the description field of the "CLEARED" (formerly "NO_INIT") sections: "These variables are never cleared and never initialized by start-up code." > "These variables are cleared to zero by start-up code." 3. Move all zero-initialized variables into the "CLEARED" memory sections. For example: #define FEE_START_SEC_VAR_INIT_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_INIT_BOOLEAN #include "Fee_MemMap.h" > #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" 4. Remove all explicit zero-initializers in the "CLEARED" memory sections. For example: #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h"</pre>

ID	Subtype	Headline and Description
		<pre>static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" > #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed; / implicit zero initialization*/ #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h"</pre>
ARTD-12256	New Feature	<p>New Feature</p> <p>[sai] Replace "NO_INIT" with "CLEARED" in memory section macros"</p> <p>„1. Replace "NO_INIT" with "CLEARED" in the memory section identifiers of both source code files and documentation.</p> <p>For example:</p> <pre><MIP>_START_SEC_VAR_NO_INIT_UNSPECIFIED > <MIP>_START_SEC_VAR_CLEARED_UNSPECIFIED <MIP>_STOP_SEC_VAR_NO_INIT_32 > <MIP>_STOP_SEC_VAR_CLEARED_32 ... 2. In file "sections_to_be_defined_in_memmaph.dox", perform the following replacement in the description field of the "CLEARED" (formerly "NO_INIT") sections: "These variables are never cleared and never initialized by start-up code." > "These variables are cleared to zero by start-up code." 3. Move all zero-initialized variables into the "CLEARED" memory sections. For example: #define FEE_START_SEC_VAR_INIT_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_INIT_BOOLEAN #include "Fee_MemMap.h" > #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" 4. Remove all explicit zero-initializers in the "CLEARED" memory sections. For example: #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" > #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed; / implicit zero initialization*/ #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h"</pre>
ARTD-12259	New Feature	<p>New Feature</p> <p>[spi] Replace "NO_INIT" with "CLEARED" in memory section macros"</p> <p>„1. Replace "NO_INIT" with "CLEARED" in the memory section identifiers of both source code files and documentation.</p>

ID	Subtype	Headline and Description
		<p>For example:</p> <pre><MIP>_START_SEC_VAR_NO_INIT_UNSPECIFIED > <MIP>_START_SEC_VAR_CLEARED_UNSPECIFIED <MIP>_STOP_SEC_VAR_NO_INIT_32 > <MIP>_STOP_SEC_VAR_CLEARED_32 ...</pre> <p>2. In file "sections_to_be_defined_in_memmaph.dox", perform the following replacement in the description field of the "CLEARED" (formerly "NO_INIT") sections: "These variables are never cleared and never initialized by start-up code." > "These variables are cleared to zero by start-up code."</p> <p>3. Move all zero-initialized variables into the "CLEARED" memory sections.</p> <p>For example:</p> <pre>#define FEE_START_SEC_VAR_INIT_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_INIT_BOOLEAN #include "Fee_MemMap.h" > #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" 4. Remove all explicit zero-initializers in the "CLEARED" memory sections. <p>For example:</p> <pre>#define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" > #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed; / implicit zero initialization*/ #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h"</pre> </pre>
ARTD-12261	New Feature	<p>New Feature</p> <p>[uart] Replace "NO_INIT" with "CLEARED" in memory section macros</p> <p>„1. Replace "NO_INIT" with "CLEARED" in the memory section identifiers of both source code files and documentation.</p> <p>For example:</p> <pre><MIP>_START_SEC_VAR_NO_INIT_UNSPECIFIED > <MIP>_START_SEC_VAR_CLEARED_UNSPECIFIED <MIP>_STOP_SEC_VAR_NO_INIT_32 > <MIP>_STOP_SEC_VAR_CLEARED_32 ...</pre> <p>2. In file "sections_to_be_defined_in_memmaph.dox", perform the following replacement in the description field of the "CLEARED" (formerly "NO_INIT") sections: "These variables are never cleared and never initialized by start-up code." > "These variables are cleared to zero by start-up code."</p> <p>3. Move all zero-initialized variables into the "CLEARED" memory sections.</p> <p>For example:</p> <pre>#define FEE_START_SEC_VAR_INIT_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_INIT_BOOLEAN #include "Fee_MemMap.h"</pre>

ID	Subtype	Headline and Description
		<pre> > #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" 4. Remove all explicit zero-initializers in the "CLEARED" memory sections. For example: #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" > #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed; / implicit zero initialization*/ #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" </pre>
ARTD-12262	New Feature	<p>New Feature</p> <p>[wdg] Replace "NO_INIT" with "CLEARED" in memory section macros"</p> <p>„1. Replace "NO_INIT" with "CLEARED" in the memory section identifiers of both source code files and documentation.</p> <p>For example:</p> <pre> <MIP>_START_SEC_VAR_NO_INIT_UNSPECIFIED > <MIP>_START_SEC_VAR_CLEARED_UNSPECIFIED <MIP>_STOP_SEC_VAR_NO_INIT_32 > <MIP>_STOP_SEC_VAR_CLEARED_32 ... </pre> <p>2. In file "sections_to_be_defined_in_memmaph.dox", perform the following replacement in the description field of the "CLEARED" (formerly "NO_INIT") sections: "These variables are never cleared and never initialized by start-up code." > "These variables are cleared to zero by start-up code."</p> <p>3. Move all zero-initialized variables into the "CLEARED" memory sections.</p> <p>For example:</p> <pre> #define FEE_START_SEC_VAR_INIT_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_INIT_BOOLEAN #include "Fee_MemMap.h" > #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" 4. Remove all explicit zero-initializers in the "CLEARED" memory sections. For example: #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" static boolean bSwapToBePerformed = (boolean)FALSE; / explicit zero initialization / #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" > #define FEE_START_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h" </pre>

ID	Subtype	Headline and Description
		<pre>static boolean bSwapToBePerformed; / implicit zero initialization*/ #define FEE_STOP_SEC_VAR_CLEARED_BOOLEAN #include "Fee_MemMap.h"</pre>
ARTD-12265	Bug	<p>[EEP] Missing extern when enabling Notif in IPL<*></p> <p>Detailed description (how to reproduce it): Missing extern functions acCallBackPtr, startEepromAccessNotifPtr, finishedEepromAccessNotifPtr in generation files in IP layer. See more in picture: !image-2021-06-29-09-31-222.png thumbnail! ! image-2021-06-29-09-57-495.png thumbnail!</p> <p>Preconditions: enable acCallBackPtr, startEepromAccessNotifPtr, finishedEepromAccessNotifPtr in IPL</p> <p>Test Case ID (internal TC that caught the defect) optional: Ip_Ftfc_TC_FCT_1005.c</p> <p>Observed behavior: build failed</p> <p>Expected behavior: build successfully</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: add extern as picture below:</p>
ARTD-12266	Bug	<p>[EEP] Got hardfault if write with start address was un-aligned In IPL<*></p> <p>Detailed description (how to reproduce it): EU_ASSERT(FTFC_EEP_IP_STATUS_OK == Ftfc_Eep_Ip_Write(0U 1U, dataWrTestPatt, 4U, FALSE)); if start address was un-aligned then driver write 4 buytes to eep memory then one hardfault ocured. See more in picture Pls check erase/read/compare if it also is same issue. ? !image-2021-06-29-09-36-08-822.png thumbnail!</p> <p>Preconditions: Ftfc_Eep_Ip_Write(0U 1U, dataWrTestPatt, 4U, FALSE)</p> <p>Test Case ID (internal TC that caught the defect) optional: Ip_Ftfc_TC_FCT_1005.c</p> <p>Observed behavior: hardfault occurs</p> <p>Expected behavior: do not have any hardfault</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Checking align before writing/read/compare/erase.</p>
ARTD-12268	Bug	<p>[WDG] Wdg_Ipw_Deinit should be removed or guarded by macro in S32K1XX<*></p> <p>Detailed description (how to reproduce it): Wdg_Ipw_Deinit is call by HLD function Wdg_ChannelClearResetRequest which is not available in S32K1XX Wdg_ChannelClearResetRequest guarded by #if (WDG_DISABLE_ALLOWED == STD_ON) #if (WDG_CLEAR_RESET_REQUEST == STD_ON) but</p>

ID	Subtype	Headline and Description
		<p>Wdg_lpw_Deinit is not guarded by any marco => This function still build in test, that make affect to CCOV index</p> <p>Preconditions: [...]</p> <p>Test Case ID (internal TC that caught the defect) optional: [...]</p> <p>Observed behavior: Wdg_lpw_Deinit still can build although it is not available in S32K1</p> <p>Expected behavior: Wdg_lpw_Deinit should be removed or guarded by macro in S32K1XX</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-12290	Bug	<p>[LIN] - Flexio irq handler channel parameter is not correct<*></p> <p>Detailed description (how to reproduce it): A flexio lin channel contains 2 hw flexio channels (pairs of shiftimer) Configure a flexio lin channel. Use another Mcl Flexio channel than 0 and 1. Driver don't check driver is initialized in ISR of IPV Flexio</p> <p>Preconditions: Follow req CPR_RTD_00011.lin: ISR shall check whether its respective driver is initialized. If the driver is not initialized, the ISR shall only clear interrupt status flag and return immediately. This requirement is implemented from Lpuart !image-2021-07-09-09-39-22-271.png!</p> <p>Test Case ID (internal TC that caught the defect) optional: [...]</p> <p>Observed behavior: In this case, the Mcl Flexio Irq is called using the shifter+timer pair channel number. Inside Flexio Lin driver, there is different scheme of channels which are using the pairs of shifter timer. This is why the wrong channel is addressed.</p> <p>Expected behavior: In Flexio Lin Irq, the correct channel must be addressed.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Add an easing mapping between the Mcl Flexio channels (hardware channels) and Flexio Lin channels (driver channels)</p>
ARTD-12311	Bug	<p>[OCU] Can't set clock mode for FTM module without configuring consecutive modules<*></p> <p>Detailed description (how to reproduce it): When test with tag ocu: OCU_091 we discovered if config the modules with with discontinuous order function Ocu_SetClockMoke not working properly. Example I config with FTM0, FTM2 and FTM3 then only ftm0 and ftm2 are set correctly and ftm3 will not be set.</p> <p>Test Case ID (internal TC that caught the defect) optional: Ocu_TC_FCT_0219 in Ocu_TS_101 and Ocu_TS_DS_101 (S32K144W)</p>
ARTD-12312	Bug	<p>[OCU] When choose PinUsed is false but can still use Ocu_SetPinAction function to set action<*></p> <p>Detailed description (how to reproduce it): When choose PinUsed is false but can still use Ocu_SetPinAction function to set action after.</p>

ID	Subtype	Headline and Description
		<p>Preconditions: OCU_091</p> <p>Test Case ID (internal TC that caught the defect) optional: Ocu_TS_DS_100</p>
ARTD-12325	Bug	<p>[PWM] The DetApiID value passed in ValidateParamDeadTime and ValidateDeadTime functions is incorrect<*></p> <p>Detailed description (how to reproduce it): The DetApiID value passed in Pwm_ValidateParamDeadTime and Pwm_ValidateDeadTime functions is incorrect. Both function check det error for SetChannelDeadtime function, but the DetApiID value passed in both function is PWM_SETTRIGGERDELAY_ID. It is incorrect</p> <p>Preconditions: Enable set channel deadtime Test Case ID (internal TC that caught the defect) optional: Pwm_TC_FCT_2020 Observed behavior: N/A Expected behavior: N/A Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: N/A</p>
ARTD-12332	Bug	<p>[EEP] Different output CT and EB<*></p> <p>Detailed description (how to reproduce it): See more attachments !image-2021-06-30-14-33-42-492.png thumbnail! !image-2021-06-30-14-34-19-229.png thumbnail! !image-2021-06-30-14-35-01-161.png thumbnail! !image-2021-06-30-14-36-21-572.png thumbnail!</p> <p>Preconditions: N/A Test Case ID (internal TC that caught the defect) optional: N/A Observed behavior: N/A Expected behavior: N/A Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: N/A</p>
ARTD-12337	Bug	<p>[S32K1 RTM] PWM: FTM outputs wasn't generated when using the Ftm_Pwm_Ip_UpdatePwmChannel function<*></p> <p>Detailed description (how to reproduce it): Using 2 functions with parameters as bellow: Ftm_Pwm_Ip_UpdatePwmPeriod(FTM_INSTANCE_4, 0x5000, TRUE); Ftm_Pwm_Ip_UpdatePwmChannel(FTM_INSTANCE_4, FTM_CH_1, 0x5000, 0x000, TRUE); FTM outputs wasn't generated due to condition if ((firstEdge <= ftmPeriod) && (secondEdge <= ftmPeriod)) in Ftm_Pwm_Ip_UpdatePwmChannel was failed (the ftmPeriod variable was updated with value in Ftm_Pwm_Ip_UpdatePwmPeriod function)</p>

ID	Subtype	Headline and Description
		<p>Preconditions: Period default is 0x4000 Test Case ID (internal TC that caught the defect) optional: N/A Observed behavior: FTM outputs wasn't generated Expected behavior: FTM outputs will be generated Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: update value of Ftm_Pwm_Ip_Period[] in Ftm_Pwm_Ip_UpdatePwmPeriod function</p>
ARTD-12342	Bug	<p>[ETH] Remove redundant a close bracket for ENET_WAKEUP_INTERRUPT in Enet_Ip_PBcfg.c<*></p> <p>Detailed description (how to reproduce it): Please remove redundant a close bracket for ENET_WAKEUP_INTERRUPT in Enet_Ip_PBcfg.c file. Please check the attached file for detail. Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: [...] Observed behavior: [...] Expected behavior: [...] Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>
ARTD-12380	Bug	<p>[CRYPTO] Disable CCIE for spurious interrupts<*></p> <p>strong text *Detailed description (how to reproduce it): Trigger an interrupt when Csec_Ip_pState is not set or bCmdInProgress signals that a command is not in progress. Preconditions: Csec_Ip_pState is null pointer or Csec_Ip_pState->bCmdInProgress is false. Test Case ID (internal TC that caught the defect) optional: NA Observed behavior: Infinite loop due to the fact that CCIE is not cleared. Expected behavior: For spurious interrupt when Csec_Ip_pState is not set or bCmdInProgress signals that a command is not in progress clear CCIE and exit Csec_Ip_IrqHandler. Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: NA</p>
ARTD-12379	Bug	<p>[S32K1XX] Crypto driver doesn't raise an error when CryptoPrimitives configuration fails<*></p> <p>Detailed description (how to reproduce it):</p>

ID	Subtype	Headline and Description
		<p>When config CryptoPrimitiveService is decrypt or encrypt , CryptoPrimitiveAlgorithmSecondaryFamily should be CRYPTO_ALGOFAM_NOT_SET or CRYPTO_ALGOFAM_CUSTOM but acctually ,config is CRYPTO_ALGOFAM_RNG or CRYPTO_ALGOFAM_AES When config CryptoPrimitiveService is decrypt or encrypt , driver EB not raise generate error . I try config same parameter on CT and Driver gen fail CRYPTO_ALGOFAM_RNG or CRYPTO_ALGOFAM_AES. You can see picture i cap screen bellow attachments site</p> <p>Preconditions: NA</p> <p>Observed behavior: Driver not generate fail when config CryptoPrimitiveService is encrypt or decrypto and CryptoPrimitiveAlgorithmSecondaryFamily is CRYPTO_ALGOFAM_RNG or CRYPTO_ALGOFAM_AES at the same time</p> <p>Expected behavior: Driver raise gen fail when config fail</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-12988	Bug	<p>[ICU][S32K1XX] The overflow callback FTM is not called for ip layer<*></p> <p>In debug interface, i see this condition for overflow ip layer is not satisfied: !image-2021-07-02-09-06-07-970.png!</p>
ARTD-12989	Bug	<p>[ETH] Can not get timestamp for outcoming frame<*></p> <p>Detailed description (how to reproduce it): Can not get timestamp of of outcoming frame due to TS bit in BD is not be enabled and interrupt for timestamp not enable as well</p> <p>Preconditions: [...]</p> <p>Test Case ID (internal TC that caught the defect) optional: Eth_TC_FCT_0187, Eth_TC_FCT_0188</p> <p>Observed behavior: [...]</p> <p>Expected behavior: [...]</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-12990	Bug	<p>[UART] While loop is infinity in dummy timer<*></p> <p>Detailed description (how to reproduce it): In Osif Dummy counter mode, Oslf_GetCounter always returns 0, then Uart_Ip_CheckTimeout always return FALSE</p> <p>Preconditions: [...]</p> <p>Test Case ID (internal TC that caught the defect) optional: [...]</p> <p>Observed behavior: [...]</p> <p>Expected behavior: [...]</p> <p>Fix issue</p>

ID	Subtype	Headline and Description
		Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]
ARTD-12996	New Feature	New Feature [RM] Update code after performing code review ,,NewWorkDescription: Update code after performing code review Requirement source: NA (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: NA"
ARTD-12999	New Feature	New Feature [GPT] Some nodes need to switch to readonly when the platform doesn't support this feature ,,NewWorkDescription: On tresos EB interface, there are buttons which platform does not support, we need to change their properties to read-only GptTimeoutMethod GptTimeoutDuration GptPredefTimer100us32bitEnable Requirement source: N/A (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: Change the properties of these nodes to readonly"
ARTD-13000	Bug	[S32K1XX RTM] SPI: DMA Fast mode transmit with wrong default data<*> Detailed description (how to reproduce it): DMA Fastmode transmit with wrong default data When setup EB TX buffer with NULL_PTR for transmit with default data which configured at channel transferred on EB tresos. The data transmit from master is not correct. I have solution to fix, please take a look on that and fix this bug: in Lpspi_Ip_DmaFastConfig() function: !image-2021-07-02-17-56-45-437.png! in Lpspi_Ip_TxDmaTcdSGConfig() function: !image-2021-07-02-17-58-03-914.png! !image-2021-07-02-17-57-51-916.png! Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: Spi_TC_FCT_10134 Observed behavior: [...] Expected behavior: [...] Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)

ID	Subtype	Headline and Description
		Proposed solution optional: [...]
ARTD-13006	New Feature	<p>New Feature</p> <p>[FLS] Add support to use FlsNumberOfSectors for internal flash sectors „Investigate to remove the constraint of FlsNumberOfSectors that is applying for internal flash sectors: <code>{0}{0}{0}<a:tst expr=""not(contains(..FlsPhysicalSector, 'FLS_EXT_SECTOR')) and (node:fallback(., 0) > 1)"" true=""Multiple of internal sectors are not allowed.""/></code> This AUTOSAR configuration (*ECUC_Fls_00280*) allows the users to configure multiple continuous physycal sectors"</p>
ARTD-13049	Bug	<p>[eth] Fix file version checking<*></p> <p>Detailed description (how to reproduce it): Fix all violation version checking Preconditions: NA Test Case ID (internal TC that caught the defect) optional: NA Observed behavior: [...] Expected behavior: No file version checking errors. Please ensure all violations fix for your driver, reference link: timor.ea.freescale.net/0/project/custom_file_verchecking/details Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...] - NewWorkDescription: Fix all file version checking for RTD drivers Requirement source: Attachment baseline report on 2021.07.05 Proposed solution optional: [...]</p>
ARTD-13053	Bug	<p>[i2c] Fix file version checking<*></p> <p>Detailed description (how to reproduce it): Fix all violation version checking Preconditions: NA Test Case ID (internal TC that caught the defect) optional: NA Observed behavior: [...] Expected behavior: No file version checking errors. Please ensure all violations fix for your driver, reference link: timor.ea.freescale.net/0/project/custom_file_verchecking/details Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...] - NewWorkDescription: Fix all file version checking for RTD drivers Requirement source: Attachment baseline report on 2021.07.05</p>

ID	Subtype	Headline and Description
		Proposed solution optional: [...]
ARTD-13055	Bug	<p>[lin] Fix file version checking<*></p> <p>Detailed description (how to reproduce it): Fix all violation version checking Preconditions: NA Test Case ID (internal TC that caught the defect) optional: NA Observed behavior: [...] Expected behavior: No file version checking errors. Please ensure all violations fix for your driver, reference link: timor.ea.freescale.net/0/project/custom_file_verchecking/details Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...] - NewWorkDescription: Fix all file version checking for RTD drivers Requirement source: Attachment baseline report on 2021.07.05 Proposed solution optional: [...]</p>
ARTD-13059	Bug	<p>[platform] Fix file version checking<*></p> <p>Detailed description (how to reproduce it): Fix all violation version checking Preconditions: NA Test Case ID (internal TC that caught the defect) optional: NA Observed behavior: [...] Expected behavior: No file version checking errors. Please ensure all violations fix for your driver, reference link: timor.ea.freescale.net/0/project/custom_file_verchecking/details Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...] - NewWorkDescription: Fix all file version checking for RTD drivers Requirement source: Attachment baseline report on 2021.07.05 Proposed solution optional: [...]</p>
ARTD-13091	Bug	<p>[rm] Fix VSMD violation<*></p> <p>Create VSMD report for driver Fix any VSMD violation if any Reference: [http://boh.ai.ea.freescale.net/1/project/custom_vsmd/details]</p>
ARTD-13153	Bug	

ID	Subtype	Headline and Description
		<p>[PORT] Generated file was incorrect when enable LK register in HL<*></p> <p>Detailed description (how to reproduce it): Execute test Port_TS_006 with Port have tag: BLN_PORT_048 by EB tresos, Pin configuration was enable LK bit Preconditions: Generate configuration MSCR value in HL need to be correct with EB config Test Case ID (internal TC that caught the defect) optional: Port_TC_WBT_0018 Observed behavior: MSCR value was not enable value LK in Port_PBcfg, although this pin was enable in Port_Ci_Port_Ip_VS_0_PBcfg. !image-2021-07-05-15-46-42-671.png! !image-2021-07-05-15-47-02-779.png! !image-2021-07-05-15-48-51-979.png! Expected behavior: Driver need to be update MACRO GetMSCR with LK reg (don't have update field for LK) Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: NA</p>
ARTD-13154	New Feature	<p>New Feature</p> <p>[DIO] The Exclusive Areas should be reviewed and updated for K1 platform ,,NewWorkDescription: The Exclusive Areas for K1 platform are incorrect. Some of them are redundant (need to be removed), and the rest need to be renamed. Requirement source: NA (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: Remove/Add/Renaming the Exclusive Areas in code for K1. From IPW to IPL. All exclusives should be existed in IPL. The ones in IPW should be removed. #include SchM_Dio.h should be moved from IPW to IPL Update the UM/IM if needed"</p>
ARTD-13166	Bug	<p>[ADC] Number of external channels is not correct on some derivatives<*></p> <p>Detailed description (how to reproduce it): There are different number of external channels on each derivatives of K1xx Also the external channels on the same derivative is not identical also Should check again IOMux and SDK legacy for reference Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: [...] Observed behavior: number of channels are not correct Expected behavior: number of channels are not correct for all derivatives Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>

ID	Subtype	Headline and Description
ARTD-13165	Bug	<p>[CAN] Controller remains bus-off state and cannot participate on CAN bus after restarting engine<*></p> <p>Detailed description (how to reproduce it): After Bus-off event occurred, ESR1[FLTCNF] will be set to 11b (indicates bus-off state), Can_MainFunction_Busoff() or bus-off ISR will set the CAN controller to stop mode. Call Can_SetControllerMode(CAN_CS_STARTED) to exit bus-off state and starting transmit a new message but the data cannot be transmitted. ESR1[FLTCNF] still remains 11b even Can_SetControllerMode(CAN_CS_STARTED) has been executed successfully. !image-2021-07-06-11-16-02-886.png width=1306,height=695! I have tried to request soft reset by asserting MCR[SOFTRST] before set controller to start mode and then the data can be transmitted successfully. It means that we should have a soft reset in restart the CAN controller after bus-off event occurred (as known is manual recover bus-off). Preconditions: Don't use auto bus-off recovery. Test Case ID (internal TC that caught the defect) optional: Can_TC_FCT_1012 Observed behavior: NA Expected behavior: NA Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>
ARTD-13169	Bug	<p>[CAN] ERR050443 errata implementation should be applied for K1<*></p> <p>Detailed description (how to reproduce it): https://jira.sw.nxp.com/browse/ARTD-13013 as the errata documentation on above ticket, ERR050443 was implemented for other platform, and now it should be enabled for K1. !image-2021-07-06-14-23-03-950.png!</p> <p>Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: [...] Observed behavior: ERR050443: rx mailboxes can be inactivated in specific case and impacting to functionality of driver Expected behavior: ERR050443 implementation should be applied for K1 Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>
ARTD-13199	Bug	<p>[Uart] Flexio Uart Can not generate Declare callback functions in EB Tresos<*></p> <p>Detailed description (how to reproduce it):</p>

ID	Subtype	Headline and Description
		<p>[When configure function callback for FlexIO channel, Declare callback functions cannot generate into header files output of Ipw layer (Uart_Ipw_PBcfg.h) which generated by EB Tresos]</p> <p>Preconditions: [N/A]</p> <p>Test Case ID (internal TC that caught the defect) optional: [Uart_TS_3006]</p> <p>Observed behavior: [Building failed because Flexio Callback is use but not declare error occurred]</p> <p>Expected behavior: [Flexio Callback function is declared on Ipw layer in Uart_Ipw_PBcfg.h file and Building success]</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-13344	Bug	<p>[LIN] Driver don't go IDLE state after function Lin_Wakeup called with IPV FLEXIO<*></p> <p>Detailed description (how to reproduce it): Driver don't go IDLE state after function Lin_Wakeup called with IPV FLEXIO</p> <p>Preconditions: After Wakeup signal was transmitted driver need go to function Flexio_Lin_Ip_WakeupInterruptHandler to handler wakeup interrupt. In this function driver check: if FALSE == LinCurrentState->IsBusBusy then function Flexio_Lin_Ip_GotoldleState(Channel) is called. But in this time, driver have value LinCurrentState->IsBusBusy is TRUE. Thus, after Wakeup signal was transmitted driver still in SLEEP state.</p> <p>Test Case ID (internal TC that caught the defect) optional: Lin_TC_FCT_0201</p> <p>Observed behavior: After Wakeup driver have status is SLEEP state</p> <p>Expected behavior: After Wakeup driver have status is OPERATION state</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Call function Flexio_Lin_Ip_GotoldleState after Wakeup signal was transmitted.</p>
ARTD-13713	Bug	<p>[GPT] Correct and update Srtc_Ip_ConfigureLockReg API<*></p> <p>Detailed description (how to reproduce it): when user ticks Enable Register Lock API button on Design Studio interface to use function Srtc_Ip_ConfigureLockRegister, macro value SRTC_IP_ENABLE_LOCK_REGISTER_API was generated = STD_OFF</p> <p>At the same time many other errors are generated: "d:/Workspace/Git_work/S32K1XX_4.4/output/S32K1XX_S32K144W_ghs/gpt/../../eclipse/plugins/Gpt_TS_T40D2M8I0R0/src/SRtc_Ip.c", line 651: warning #223-D: function Srtc_Ip_ConfigureStatusRegLock declared implicitly status = Srtc_Ip_ConfigureStatusRegLock(base);(Wrong name function) "d:/Workspace/Git_work/S32K1XX_4.4/output/S32K1XX_S32K144W_ghs/gpt/../../eclipse/plugins/Gpt_TS_T40D2M8I0R0/src/SRtc_Ip.c", line 1405: error #44: expression must have pointer type if (lockRegister->controlRegisterLock) "d:/Workspace/Git_work/S32K1XX_4.4/output/S32K1XX_S32K144W_ghs/gpt/../../eclipse/plugins/Gpt_TS_T40D2M8I0R0/src/SRtc_Ip.c", line 1410: error #44:</p>

ID	Subtype	Headline and Description
		<p>expression must have pointer type if (lockRegister->statusRegisterLock) "d:/Workspace/Git_work/S32K1XX_4.4/output/S32K1XX_S32K144W_ghs/gpt/../../eclipse/plugins/Gpt_TS_T40D2M8I0R0/src/SRtc_Ip.c", line 1415: error #44: expression must have pointer type if (lockRegister->timeCompensationRegisterLock) "d:/Workspace/Git_work/S32K1XX_4.4/output/S32K1XX_S32K144W_ghs/gpt/../../eclipse/plugins/Gpt_TS_T40D2M8I0R0/src/SRtc_Ip.c", line 1420: error #44: expression must have pointer type if (lockRegister->lockRegisterLock) redesigned Srtc_Ip_ConfigureLockReg function: we need to Check if the Lock Register Lock (LRL) is locked, if it is, any other register lock status cannot edited. If the Lock Register Lock(LRL) register is not locked, we can configure the entire lock register Status Register Lock(SRL) Control Register Lock(CRL) TCL(Time Compensation Lock) Lock Register Lock(LRL) when the user does not tick the button Enable compensation but the value marco SRTC_IP_ENABLE_COMPENSATION_SUPPORT =STD_ON Preconditions: use the Enable Register Lock API button on the DS interface user does not tick the button Enable compensation Test Case ID (internal TC that caught the defect) optional: Ip_SRtc_TC_FCT_0007 Observed behavior: Marco SRTC_IP_ENABLE_LOCK_REGISTER_API always generated =STD_OFF even if it is enabled on DS interface Expected behavior: Marco SRTC_IP_ENABLE_LOCK_REGISTER_API always generated =STD_ON if it is enabled on DS interface Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: check the SRTC_IP_ENABLE_LOCK_REGISTER_API value generated on the DS interface and other errors arising The lockRegister input parameter of the Srtc_Ip_ConfigureLockRegister function needs to be converted to a pointer</p>
ARTD-13715	Bug	<p>[CAN] XOR vs in-range in CanIcomSignalOperation<*></p> <p>Detailed description (how to reproduce it): !image-2021-07-07-10-50-02-058.png! !image-2021-07-07-10-47-32-582.png! !image-2021-07-07-10-47-59-928.png!</p> <p>Currently, when XOR is chosen on EB, driver will generate configuration as inside-range of payloads. I see two definitions are not identical. Please reanalysis this feature</p> <p>B> please add a note for bytes-order for configuring CanIcomSignalValue C> payload length error is not supported ? !image-2021-07-07-17-10-08-481.png! Preconditions: [...] Test Case ID (internal TC that caught the defect) optional:</p>

ID	Subtype	Headline and Description
		<p>None because XOR behavior could not be tested now</p> <p>Observed behavior: [...]</p> <p>Expected behavior: [...]</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-13719	Bug	<p>[S32K1 RTM][FEE] fix misra violation<*></p> <p>Detailed description (how to reproduce it): misra violation folow file excel attacted</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: NA</p> <p>Expected behavior: misra violation fixed</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-13714	Bug	<p>[GPT] Implement errata workaround for ERR010716<*></p> <p>NewWorkDescription: implement ERR010716: RTC: Timer Alarm Flag can assert erroneously</p> <p>Requirement source: [...] (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: in base need define ERR_IPV_SRTC_E05010716. Workaround in code : Write the Time Alarm Register (RTC_TAR) when the RTC Seconds Register is not incrementing. This can be when Time Counter Enable (RTC_SR[TCE]) bit in the RTC Status Register is clear or within the RTC_SR[TAF] interrupt routine. Alternatively, if the RTC_SR[TAF] is asserted following a write to the RTC_TAR, then write the RTC_TAR again.</p>
ARTD-13716	New Feature	<p>New Feature</p> <p>[BASE][ERR010716] Enable errata workaround define ,, "Add definition for enabling ERR010716. Expected define should look like: #define ERR_IPV_RTC_ERR010716 (STD_ON)</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior:</p>

ID	Subtype	Headline and Description
		<p>NA</p> <p>Expected behavior:</p> <p>NA</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>add define for enabling ERR010716;</p> <p>architecture document (section 3.3.12)"</p>
ARTD-13730	Bug	<p>[CAN] wrong mask for clearing bit field in FlexCAN_SetPNDlcFilter<*></p> <p>Detailed description (how to reproduce it):</p> <p>!image-2021-07-07-15-37-49-263.png!</p> <p>expected behavior:</p> <pre>tmp &= (*FLEXCAN_FLT_DLC_FLT_DLC_LO_MASK FLEXCAN_FLT_DLC_FLT_DLC_HI_MASK);</pre> <p>Preconditions:</p> <p>[...]</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>[...]</p> <p>Observed behavior:</p> <p>[...]</p> <p>Expected behavior:</p> <p>[...]</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>[...]</p>
ARTD-13736	Bug	<p>[CAN] update description for implementation that does not follow exactly autosar srs<*></p> <p>Detailed description (how to reproduce it):</p> <p>A>* The description for CanIcomSignalOperation is very spare when comparing to can-spec's one</p> <p>!image-2021-07-07-17-17-22-389.png!</p> <p>expectation: **_the functional description should be stated clearly in um/im (as the one in specification)</p> <p>!image-2021-07-07-17-20-20-696.png!</p> <p>B>* **_Current implementation does not follow exactly autosar srs:</p> <p>autosar:</p> <p>+support '*strictly greater/smaller'</p> <p>mask is always be supported</p> <p>driver:</p> <p>support 'greater/smaller or equal</p> <p>can not* support mask in two cases</p> <p>=> the description is totally required, also a constraint for CanIcomSignalMask can be implemented (disable this node when it is not used)</p> <p>!image-2021-07-07-17-27-00-106.png!</p> <p>Preconditions:</p> <p>[...]</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>[...]</p> <p>Observed behavior:</p>

ID	Subtype	Headline and Description
		<p>[...]</p> <p>Expected behavior:</p> <p>[...]</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>[...]</p>
ARTD-13734	Bug	<p>[WDG] Ip_Wdog Node 'Wdog Disable Allowed' in S32CT can't prevent user disable module at runtime<*></p> <p>Detailed description (how to reproduce it):</p> <p>Configure node 'Wdog Disable Allowed' = false in S32CT (IPL) and try to disable Wdog at runtime.</p> <p>Preconditions:</p> <p>[...]</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>Ip_Wdog_TS_COT_001</p> <p>Observed behavior:</p> <p>When user configure node 'Wdog Disable Allowed' = false, macro WDOG_IP_DEINIT = OFF are generated. But no where in driver use this macro to prevent user from calling function Wdog_Ip_DeInit() to disable Wdog</p> <p>Expected behavior:</p> <p>Node 'Wdog Disable Allowed' in S32CT can prevent user from disabling Wdog</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>[...]</p>
ARTD-13770	Bug	<p>[WDG] Must remove some unused wdg det error reports in generation file<*></p> <p>Detailed description (how to reproduce it):</p> <p>Step 1: Run command clean generate any TS of WDG</p> <p>Step 2: Check code generate</p> <p>Preconditions:</p> <p>[...]</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>[...]</p> <p>Observed behavior:</p> <p>Must remove some unused wdg det error reports in generation file</p> <p>Expected behavior:</p> <p>Remove some unused wdg det error reports in generation file</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>[...]</p>
ARTD-13807	New Feature	<p>New Feature</p> <p>[SPI] Add support for half duplex mode on CT</p> <p>„NewWorkDescription:</p> <p>Add support for half duplex mode on CT</p> <p>Requirement source:</p> <p>[...]</p> <p>(e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional:</p>

ID	Subtype	Headline and Description
		[...]"
ARTD-13815	Bug	<p>[PWM] Implement errata workaround for ERR010856<*></p> <p>Detailed description (how to reproduce it): Implement the workaround for errata. ERR010856 FTM: Safe state is not removed from channel outputs after fault condition ends if SWOCTRL is being used to control the pin</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: NA</p> <p>Expected behavior: NA</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: base need to add the macro definition : ERR_IPV_FTM_E010856.</p> <p>Workaround in code: If fault control is enabled while the software output control register is also being used (FTM_SWOCTRL), then the FTM should be configured as follows: FTM_MODE[FAULTM] configured for manual fault clearing (0b10) For devices that include the FTM_CONF[NUMTOF] field, it must be cleared to 0b00000 (TOF set for each counter overflow). For FTM versions that don't include the FTM_CONF[NUMTOF] field this doesn't apply. The procedure below must be used in the TOF interrupt handler when a fault is detected to ensure that the outputs return to the value configured by FTM_SWOCTRL.</p> <ol style="list-style-type: none"> 1. Check the value of FTM_FMS[FAULTF]. If FTM_FMS[FAULTF] = 1 (fault occurred or is occurring), then set a variable to indicate that a fault was detected and continue to step 2. If FTM_FMS[FAULTF] = 0 but the fault variable is set (fault is not active, but was previously detected), continue to step 6. 2. Write the FTM_OUTMASK register to set the bit or bits corresponding to any channels that are controlled by FTM_SWOCTRL to temporarily inactivate the channel output. 3. Clear fault conditions by reading the FTM_FMS register and then writing FTM_FMS with all zeroes. 4. Clear the FTM_SC[TOF] bit by reading the FTM_SC register, then writing a 0 to FTM_SC[TOF]. 5. Exit the interrupt handler to skip following steps (they will execute the next time the TOF handler is called). 6. Clear the FTM_SWOCTRL by writing all zeroes to it. 7. Write FTM_SWOCTRL with the desired value again. 8. Clear the FTM_OUTMASK bits that were set in step 2. 9. Clear the fault variable that was set in step 1 when the fault condition was originally detected. 10. Clear the FTM_SC[TOF] bit by reading the FTM_SC register, then writing a 0 to FTM_SC[TOF].
ARTD-13811	Bug	

ID	Subtype	Headline and Description
		<p>[ETH] Some functions for IPL are missing input parameter validation<*></p> <p>Detailed description (how to reproduce it): Some functions for IPL are missing input parameter validation (ENET_DEV_ASSERT) Enet_Ip_TimerGet Enet_Ip_ReadTimerValue Enet_Ip_SetSysTimeCorr Enet_Ip_ConfigCounters Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: [...] Observed behavior: [...] Expected behavior: [...] Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>
ARTD-13816	Bug	<p>[ETH] Promiscuous mode shall be enabled if the HW does not support filtering<*></p> <p>Detailed description (how to reproduce it): In the current implement for Eth_UpdatePhysAddrFilter, the Promiscuous are not be enabled in case HW does not support that is not meet requirement SWS_Eth_00146 Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: [...] Observed behavior: [...] Expected behavior: [...] Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>
ARTD-13824	Bug	<p>[S32K1XX][PORT] Port pin level value can be configured on CTHL without GPIO mode<*></p> <p>Detailed description (how to reproduce it): Install S32DS 3.4 and EB Tresos 27.1.0 test_port uses tag PVT_TEST_PORT_S32K1XX_RTM_100_012, TS: Port_TS_004 to compare configuration between EB and CT Preconditions: Config ADC mode on CTHL then try to config PortPinvalue. It should not config able without GPIO mode Test Case ID (internal TC that caught the defect) optional: NA Observed behavior: On EB tresos: !image-2021-07-08-17-45-13-790.png width=399,height=216! On CTHL: !image-2021-07-08-17-46-57-666.png width=364,height=284!</p>

ID	Subtype	Headline and Description
		<p>Expected behavior: No thing difference between EB and CTHL. PortPin Level Value on CT could be configurable with port pin mode is ADC Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: NA</p>
ARTD-13829	Bug	<p>[I2C] Driver code of i2c should follow the coding rule guideline<*></p> <p>Detailed description (how to reproduce it): Driver code of i2c didn't follow the coding rule, refer code review checklist to see details Preconditions: NA Test Case ID (internal TC that caught the defect) optional: NA Observed behavior: [...] Expected behavior: All ** violations should be fixed Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: Fixing according code checklist at the document of i2c development repo</p>
ARTD-13833	Bug	<p>[PORT] Some function in IPL did not rise Error detection / reporting when Lock bit register enable in PCR<*></p> <p>Detailed description (how to reproduce it): When check the operation of LK bit enable, the PCR was lock cannot modify. So some function in ipl effect to PCR register should rise error and block function. Preconditions: if LK bit enable in hardware,using any API try to modify PCR Test Case ID (internal TC that caught the defect) optional: NA Observed behavior: according Radu's email and the discussion thread mail in attach file Expected behavior: Driver need to be update the error detect when user config with LK reg Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: NA</p>
ARTD-13835	Bug	<p>[LIN] Fix LPUART Auto baud rate feature<*></p> <p>Detailed description (how to reproduce it): Fix LPUART Auto baud rate feature. Undefine Lpuart_Lin_Ip_InputCaptureType in extern callback Lpuart_Lin_Ip_Cfg.h Lpuart_Lin_Ip_InputCaptureType need to move to Lpuart_Lin_Ip_Types.h Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: Ip_Lpuart_Lin_TC_FCT_0021 Observed behavior: Fix LPUART Auto baud rate feature</p>

ID	Subtype	Headline and Description
		<p>Expected behavior: Fix LPUART Auto baud rate feature Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>
ARTD-13837	Bug	<p>[LIN][DS][IP][LPUART] LinTimeoutMethod error when choose OSIF_COUNTER_SYSTEM<*></p> <p>Detailed description (how to reproduce it): LinTimeoutMethod error when choose OSIF_COUNTER_SYSTEM. Lpuart_Lin_Ip_Hw_Access.c Lpuart_Lin_Ip_TimeoutExpired() is wrong, need to use ElapsedTime = Lpuart_Lin_Ip_Init No need to check timeout the case Enable Transmitter and Receiver > remove the check. Lpuart_Lin_Ip_Cfg.h LPUART_LIN_IP_NUMBER_OF_INSTANCES must be the used number of instances not the maximum number of instances. Lpuart_Lin_Ip_StatusType LPUART_LIN_IP_STATUS_TIMEOUT is not used. Lpuart_Lin_Ip.c Lpuart_Lin_Ip_Deinit can not return LPUART_LIN_IP_STATUS_SUCCESS: if (!TimeoutOccuredTx && !TimeoutOccuredRx) { RetStatus = LPUART_LIN_IP_STATUS_SUCCESS; } Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: Ip_Lpuart_Lin_TC_FCT_0012 Observed behavior: LinTimeoutMethod error when choose OSIF_COUNTER_SYSTEM Expected behavior: LinTimeoutMethod error when choose OSIF_COUNTER_SYSTEM Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>
ARTD-13847	Bug	<p>[LIN] Add label fault so that the test can cover some requirement that can't be covered by normal test cases<*></p> <p>Detailed description (how to reproduce it): We have some reqs: SWS_Lin_00097, SWS_Lin_00218, LPUART_LIN_013_001, FLEXIO_LIN_003_001 It can't be covered by normal test cases. Preconditions: Case cover this reqs is controlled by hardware. Test Case ID (internal TC that caught the defect) optional: Lin_TC_FLT_0101 Observed behavior: NA Expected behavior: NA Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional:</p>

ID	Subtype	Headline and Description
		Need add label fault MCAL_FAULT_INJECTION_POINT(LPUART_FIP_1_T_TIME_OUT_1) to function Lpuart_Lin_Ip_AbortTransferData and MCAL_FAULT_INJECTION_POINT(FLEXIO_FIP_1_T_TIME_OUT_1) to function Flexio_Lin_Ip_AbortTransferData.
ARTD-13887	Bug	[crypto] Fix and comment static analysis violations (HIS metric)<*> Create HIS report. Fix all violations if any are found. Any violation cannot fix, need to communicate with PMs, Project Tech lead, Product Architect as soon. RTM Target: !image-2021-07-12-16-27-49-714.png! Guideline following: [[https://confluence.sw.nxp.com/pages/viewpage.action?pagelid=133734230] [https://confluence.sw.nxp.com/display/AUTORD/Coverity+HIS]
ARTD-13894	Bug	[i2c] Fix and comment static analysis violations (HIS metric)<*> Create HIS report. Fix all violations if any are found. Any violation cannot fix, need to communicate with PMs, Project Tech lead, Product Architect as soon. RTM Target: !image-2021-07-12-16-27-49-714.png! Guideline following: [[https://confluence.sw.nxp.com/pages/viewpage.action?pagelid=133734230] [https://confluence.sw.nxp.com/display/AUTORD/Coverity+HIS]
ARTD-13901	Bug	[port] Fix and comment static analysis violations (HIS metric)<*> Create HIS report. Fix all violations if any are found. Any violation cannot fix, need to communicate with PMs, Project Tech lead, Product Architect as soon. RTM Target: !image-2021-07-12-16-27-49-714.png! Guideline following: [[https://confluence.sw.nxp.com/pages/viewpage.action?pagelid=133734230] [https://confluence.sw.nxp.com/display/AUTORD/Coverity+HIS]
ARTD-13907	Bug	[WDG] Fix and comment static analysis violations (HIS metric)<*> Create HIS report. Fix all violations if any are found. Any violation cannot fix, need to communicate with PMs, Project Tech lead, Product Architect as soon. RTM Target: !image-2021-07-12-16-27-49-714.png! Guideline following: [[https://confluence.sw.nxp.com/pages/viewpage.action?pagelid=133734230]

ID	Subtype	Headline and Description
		[https://confluence.sw.nxp.com/display/AUTORD/Coverity+HIS]
ARTD-13861	Bug	<p>[SAI] Wrong ServiceId in DetErrorReport for Sai_AsyncTransmit function<*></p> <p>Detailed description (how to reproduce it): Wrong ServiceId in DetErrorReport for Sai_AsyncTransmit function Driver reports error for SAI_SYNCTRANSMIT_ID when using Sai_AsyncTransmit. It should be SAI_ASYNCTRANSMIT_ID Std_ReturnType Sai_AsyncTransmit(Sai_LogicalChannel LogicChn, Sai_RequestType * pRequest) { ... case (Std_ReturnType)E_NOT_OK: (void)Det_ReportError((uint16)SAI_MODULE_ID, (uint8)0, (uint8)SAI_SYNCTRANSMIT_ID, (uint8)status); break; ... }</p> <p>Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: [...] Observed behavior: Wrong service ID for DET error report Expected behavior: [...] Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>
ARTD-13877	Bug	<p>[LIN] Driver can't abort old frame when new frame is requested send.<*></p> <p>Detailed description (how to reproduce it): Driver is MASTER node and in mode LIN_DISABLE_FRAME_TIMEOUT = ON*: In case driver send a header and expect a response from slave node. But slave will don't transmit any thing. So, driver will return status LIN_RX_NO_RESPONSE. In this time, I request a new frame, driver need abort old frame and transmit new frame. But status I received when call function Lin_SendFrame is E_NOT_OK. This bug applied with IPVs: LPUART and FLEXIO*. Preconditions: When the driver transmitted header and waiting response from slave (old frame). Value LinCurrentState->IsBusBusy still is TRUE, although no data is transmitting from the slave. With the current implementation of the driver, it only abort old frame when have data byte transmitting in bus. But with case slave don't send any thing, status return on function Lin_Ip_AbortTransferData is LPUART_LIN_IP_STATUS_ERROR. Thus, function Lin_SendFrame will return E_NOT_OK. !Untitled.png width=1209,height=530! Test Case ID (internal TC that caught the defect) optional: Lin_TC_FCT_0209 Observed behavior: NA</p>

ID	Subtype	Headline and Description
		<p>Expected behavior: NA</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-13909	Bug	<p>[LIN] Driver doesn't call functions LinLpuartStopTimerNotification or LinFlexioStopTimerNotification when abort the old frame.<*></p> <p>Detailed description (how to reproduce it): Driver in mode* *LIN_DISABLE_FRAME_TIMEOUT = OFF**: Driver is transmitting a frame and a new frame is requested. Driver can return timeout error. Preconditions: When the driver is transmitting or receiving a frame and in mode *LIN_DISABLE_FRAME_TIMEOUT = OFF* the driver use a timer such as GPT to count time transmit or receive to make sure receive time of a frame not too long. But when a frame aborted for the purpose of send a new frame. Function LinLpuartStopTimerNotification or LinFlexioStopTimerNotification don't called. Thus, after aborted old frame driver can go to function handler timeout error if value count of GPT is over. Test Case ID (internal TC that caught the defect) optional: NA Observed behavior: NA Expected behavior: NA Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: Call function LinLpuartStopTimerNotification when abort tranfer data of old frame.</p>
ARTD-13910	New Feature	<p>New Feature</p> <p>[S32K1XX] ERR009005 errata implementation can be applied for K1 ,,NewWorkDescription: ERR009005: Core: Store immediate overlapping exception return operation might vector to incorrect interrupt Workaround suggest by errata : For software not using the memory protection unit, this erratum can be worked around by setting DISDEFWBUF in the Auxiliary Control Register. In all other cases, the erratum can be avoided by ensuring a DSB occurs between the store and the BX instruction. For exception handlers written in C, this can be achieved by inserting the appropriate set of intrinsics or inline assembly just before the end of the interrupt function, for example: ARMCC: ... schedule_barrier(); asm\{DSB}; schedule_barrier(); }</p>

ID	Subtype	Headline and Description
		<p>GCC:</p> <pre>... asm volatile ("dsb 0xf" ::: "memory"); }</pre> <p>Requirement source: N/A (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: errata require to add a data sync barrier before the end of interrupt function For Base please add definition for: #define EXIT_INTERRUPT() MCAL_DATA_SYNC_BARRIER() / DSB sy full system / For other module please add macro EXIT_INTERRUPT() at the end of isr handler, for example <pre>ISR(PIT_0_ISR) { uint8 instance = 0U; uint8 channel; uint32 temp = 0; for (channel = 0U; channel < PIT_0_CHANNELS_NUMBER; channel++) { temp = Pit_Ip_GetInterruptFlags(instance, channel); if (1U == temp) { Pit_Ip_ProcessCommonInterrupt(instance, channel); } } EXIT_INTERRUPT() }</pre> <p>"</p> </p>
ARTD-13919	Bug	<p>[GPT] GptChannelTickFrequency need auto calculate by the prescaler and McuClockReferencePointFrequency<*></p> <p>Detailed description (how to reproduce it): GptChannelTickFrequency can not calculate correct the frequency if have 2 instance of ipv (like FTM STM Emios)</p> <p>Preconditions: always get the prescaler of the 1st instance of the list.</p> <p>Test Case ID (internal TC that caught the defect) optional: GPT_TS_001</p> <p>Observed behavior: GptChannelTickFrequency incorrect</p> <p>Expected behavior: Auto calculate the GptChannelTickFrequency by the prescaler and the mcu reference</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: need correct the node GptChannelTickFrequency to calculate the frequency</p>
ARTD-13929	Bug	<p>[LIN][DS][IP][FLEXIO] Error when install an user callback<*></p> <p>Detailed description (how to reproduce it): When using the LIN FLEXIO module, there is an error when install an user callback</p> <p>Preconditions: [...]</p> <p>Test Case ID (internal TC that caught the defect) optional:</p>

ID	Subtype	Headline and Description
		<p>Ip_Lpuart_Lin_TC_FCT_0011</p> <p>Observed behavior: FLEXIO error when install an user callback</p> <p>Expected behavior: For Lin FLEXIO ds component, an user callback should be able to configure without errors.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-13930	Bug	<p>[CAN] sw version should be hardcode and reflect plugins version instead the user's configuration<*></p> <p>!image-2021-07-13-10-20-32-729.png!</p> <p>This issue only happen on CT / HLD (tests for EB or CT / IPL are ok). This comes from following implementation, the sw version now is being interpreted as the info from .mex: The sw can be changed and the old .mex should be re-used without buildfail error (if the .mex is obsolete => driver should report generate-error instead buildfail-error, no invalid generated code should be allowed)</p> <p>The sw version should reflect the version of plugins/driver itself instead of the version of user's .mex file.</p> <p>Expectation: the implementation for HLD should be as similar the the IPL's one</p> <p>HLD/CT: !image-2021-07-13-10-21-39-339.png!</p> <p>IPL/CT: !image-2021-07-13-10-28-06-698.png!</p>
ARTD-13951	Bug	<p>[CRYPTO] Remove descriptor feeding feature code for the platforms without HSE firmware<*></p> <p>Detailed description (how to reproduce it): At build time for S32K1XX platform warnings will be reported for {color:#172b4d}CRYPTO_ENABLE_FEED_HSE_DESC_SUPPORT macro because it is not defined.</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: CRYPTO_ENABLE_FEED_HSE_DESC_SUPPORT is undefined.</p> <p>Expected behavior: CRYPTO_ENABLE_FEED_HSE_DESC_SUPPORT usage and the code encapsulated by the macro will be removed from plugin code.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: CRYPTO_ENABLE_FEED_HSE_DESC_SUPPORT usage and the code encapsulated by the macro should be removed from plugin code with M4 tags.</p>
ARTD-13955	Bug	<p>[MCL]FTM_MCL still occurs hardfault error in user mode<*></p> <p>Detailed description (how to reproduce it): Run MC_TS_500</p>

ID	Subtype	Headline and Description
		<p>Hardfault error happened > due to FTM is not support user mode on K1XX Test Case ID (internal TC that caught the defect) optional: Mcl_TC_FCT_0501 Observed behavior: Hardfault error occurred Expected behavior: FTM driver works well</p>
ARTD-13966	Bug	<p>[CRYPTO]Exclusive Area analysis and update<*></p> <p>Detailed description (how to reproduce it): Exclusive Areas analysis was not done for S32K1XX. Preconditions: NA Test Case ID (internal TC that caught the defect) optional: NA Observed behavior: Missing Exclusive Areas analysis Expected behavior: Exclusive Areas report should be present and EAs should be added in code if necessary. Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: The following should be done on this ticket: 1. Create RTD_CRYPTO_EXCLUSIVE_AREAS.xlsx document 2. Based on analysis document add in code necessary Exclusive Areas. 3. Update in IM the chapter "Exclusive areas to be defined in BSW scheduler" An example of Exclusive Areas report was attached.</p>
ARTD-13970	Bug	<p>[PORT] Function Port_Ci_Port_Ip_SetGlobalPinControl did not set LK bit<*></p> <p>Detailed description (how to reproduce it):*_ Declare function: Port_Ci_Port_Ip_SetGlobalPinControl(PORT_Type *const *base*, uint16 *pins*, uint16 0x00008103*, Port_Ci_Port_Ip_PortGlobalControlPins *halfPort*) Try to set LK bit on PCR register then check the value of PCR of pins (multi pins was chosen) Preconditions: all pin have same configuration. Test Case ID (internal TC that caught the defect) optional: IP_Port_Ci_TC_0001 Observed behavior: PCR's value of multi pins after set = 0x00000103 ==> bit LK not set to enable or disable in this function. Expected behavior: Update Port_Ci_Port_Ip_SetGlobalPinControl for setting all bit support in PCR PCR's value should be: 0x00008103. Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: NA</p>
ARTD-13979	Bug	

ID	Subtype	Headline and Description
		<p>[EEP] Eep should not accept to be reinitialized while a job is pending<*></p> <p>Detailed description (how to reproduce it): Call Eep_Init(). Preconditions: Eep is correctly initialized and a job is pending. Test Case ID (internal TC that caught the defect) optional: [...] Observed behavior: Eep is reinitialized. Expected behavior: Det EEP_E_BUSY is raised. Eep should only accept a reinitialization when Eep_GetStatus returns MEMIF_IDLE. SWS_Eep_00000: API service called while driver still busy Development EEP_E_BUSY Proposed solution optional: Reinitialize the global variables only after verifying that Eep_eJobResult is not MEMIF_JOB_PENDING.</p>
ARTD-13982	Bug	<p>[S32K1XX][S32KXX_100] S32CT interface can't config beacause irq interrupt was read only<*></p> <p>Detailed description (how to reproduce it): Creating new project on s32ct add platform component to project User can't not config on Generic interrupt settings interface Preconditions: N/A Test Case ID (internal TC that caught the defect) optional: Platfrom_TS_CT_001 Observed behavior: !image-2021-07-14-15-53-07-972.png! Expected behavior: N/A Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: Can config ireq interrupt</p>
ARTD-13974	Bug	<p>[Uart][FlexIO] Need to update convert error status for Flexio<*></p> <p>Detailed description (how to reproduce it): [Cannot get RX_OVERUN when use Flexio !image-2021-07-14-14-55-51-432.png!] Preconditions: [NA] Test Case ID (internal TC that caught the defect) optional: [Uart_TC_WBT_0006] Observed behavior: [NA] Expected behavior: [Update convert status for UART_RX_OVERUN when use FlexIO on HLD] Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [None]</p>
ARTD-13975	Bug	

ID	Subtype	Headline and Description
		<p>[FEE] Fix compiler warnings on IAR compiler<*></p> <p>Detailed description (how to reproduce it): See the attached file for more details Preconditions: NA Test Case ID (internal TC that caught the defect) optional: NA Observed behavior: iar warnings Expected behavior: no warnings Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: NA</p>
ARTD-13983	Bug	<p>[Platform] Compiler Warnings in Platform driver<*></p> <p>Detailed description (how to reproduce it): While creating the example for the release, I saw there are some compiler warnings in Platform driver {code:c} Building file: ../RTD/src/OsIf_Timer.c ../RTD/src/IntCtrl_Ip.c: In function 'IntCtrl_Ip_InstallHandlerPrivileged': ../RTD/src/IntCtrl_Ip.c:196:6: warning: "INT_CTRL_IP_CORTEXR" is not defined, evaluates to 0 [-Wundef] 196 #if (INT_CTRL_IP_CORTEXR == STD_ON) ../RTD/src/IntCtrl_Ip.c: In function 'IntCtrl_Ip_EnableIrqPrivileged': ../RTD/src/IntCtrl_Ip.c:247:6: warning: "INT_CTRL_IP_CORTEXR" is not defined, evaluates to 0 [-Wundef] 247 #if (INT_CTRL_IP_CORTEXR == STD_ON) ../RTD/src/IntCtrl_Ip.c: In function 'IntCtrl_Ip_DisableIrqPrivileged': ../RTD/src/IntCtrl_Ip.c:262:5: warning: "INT_CTRL_IP_CORTEXR" is not defined, evaluates to 0 [-Wundef] 262 #if (INT_CTRL_IP_CORTEXR == STD_ON) ../RTD/src/IntCtrl_Ip.c: In function 'IntCtrl_Ip_ClearPendingPrivileged': ../RTD/src/IntCtrl_Ip.c:339:6: warning: "INT_CTRL_IP_CORTEXR" is not defined, evaluates to 0 [-Wundef] 339 #if (INT_CTRL_IP_CORTEXR == STD_ON) ../RTD/src/IntCtrl_Ip.c: In function 'IntCtrl_Ip_Group1Privileged': ../RTD/src/IntCtrl_Ip.c:356:6: warning: "INT_CTRL_IP_CORTEXR" is not defined, evaluates to 0 [-Wundef] 356 #if (INT_CTRL_IP_CORTEXR == STD_ON) ../RTD/src/IntCtrl_Ip.c: In function 'IntCtrl_Ip_ConfigureSpiPrivileged': ../RTD/src/IntCtrl_Ip.c:378:6: warning: "INT_CTRL_IP_CORTEXR" is not defined, evaluates to 0 [-Wundef] 378 #if (INT_CTRL_IP_CORTEXR == STD_ON) ../RTD/src/IntCtrl_Ip.c:369:18: warning: unused variable 'tmp' [-Wunused-variable] 369 uint32 bank, tmp; ../RTD/src/IntCtrl_Ip.c:369:12: warning: variable 'bank' set but not used [-Wunused-but-set-variable] 369 uint32 bank, tmp; ../RTD/src/IntCtrl_Ip.c: In function 'IntCtrl_Ip_SetIntTargetPrivileged': ../RTD/src/IntCtrl_Ip.c:393:6: warning: "INT_CTRL_IP_CORTEXR" is not defined, evaluates to 0 [-Wundef] 393 #if (INT_CTRL_IP_CORTEXR == STD_ON)</p>

ID	Subtype	Headline and Description
		<p>../RTD/src/IntCtrl_Ip.c:386:104: warning: unused parameter 'target' [-Wunused-parameter] 386 static inline void IntCtrl_Ip_SetIntTargetPrivileged(IRQn_Type elrqNumber, IntCtrl_Ip_Routing_ModeType target) ../RTD/src/IntCtrl_Ip.c: In function 'IntCtrl_Ip_SetPendingPrivileged': ../RTD/src/IntCtrl_Ip.c:407:6: warning: "INT_CTRL_IP_CORTEXR" is not defined, evaluates to 0 [-Wundef] 407 #if (INT_CTRL_IP_CORTEXR == STD_ON) ../RTD/src/IntCtrl_Ip.c: In function 'IntCtrl_Ip_GetPendingPrivileged': ../RTD/src/IntCtrl_Ip.c:424:6: warning: "INT_CTRL_IP_CORTEXR" is not defined, evaluates to 0 [-Wundef] 424 #if (INT_CTRL_IP_CORTEXR == STD_ON) Preconditions: NA Test Case ID (internal TC that caught the defect) optional: Adc_Example Observed behavior: Some warnings appeared while building the example Expected behavior: All warnings will be gone Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>
ARTD-13984	Bug	<p>[fee] Fix misra violations<*> Fix misra violations if any are found.</p>
ARTD-14018	Bug	<p>[S32K1XX]hardfault when using sys_registerIsrHandler / usermode / K116/k118<*> Detailed description (how to reproduce it): !image-2021-05-26-15-08-28-570.png! Preconditions: Call OsIf_ResumeAllInterrupts function in the user mode support Test Case ID (internal TC that caught the defect) optional: test case use interrupt functional Observed behavior: harfault when using sys_registerIsrHandler / usermode / K116/k118 Expected behavior: Not hard fault Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: need to resume all interrupts on S32K11X and not get hardfault when running project with user mode support</p>
ARTD-14026	New Feature	<p>New Feature [BASE][ERR010856] Enable errata workaround define ,, "Add definition for enabling ERR010856. Expected define should look like: #define ERR_IPV_FTM_ERR010856 (STD_ON) Preconditions: NA</p>

ID	Subtype	Headline and Description
		<p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: NA</p> <p>Expected behavior: NA</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: add define for enabling ERR010856; architecture document (section 3.3.12)"</p>
ARTD-14028	Bug	<p>[S32K1 RTM] Crypto: "Crypto_Ipw_ProcessAsyncCsecResponse" is undefined when no configure key</p> <p>„Detailed description (how to reproduce it): ""Crypto_Ipw_ProcessAsyncCsecResponse"" is undefined when no configure key</p> <p>Preconditions: CRYPTO_074</p> <p>Test Case ID (internal TC that caught the defect) optional: Crypto_TS_Eq_Cot_01</p> <p>Observed behavior: !image-2021-07-15-14-10-49-418.png!</p> <p>Expected behavior: NA</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-14031	New Feature	<p>New Feature</p> <p>[S32K1 RTM] SPI: Improve IPL code to improve decision coverage when using DevAssert()</p> <p>„NewWorkDescription: As IPL function below, we can not test with cases which go into conditions such as ExternalDevice=NULL_PTR. So, we need to change the implement way for these sketch. !image-2021-07-15-15-19-01-921.png!</p> <p>Requirement source: [...] (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: [...]"</p>
ARTD-14035	Bug	<p>[Platform] Support feature retention for RAM<*></p> <p>Detailed description (how to reproduce it): RAM should be enable when start code read SRAMU_RETEN and SRAML_RETEN in the Chip Control register (CHIPCTL) and write 1 to them to allow accesses to SRAM.</p> <p>Preconditions: [...]</p> <p>Test Case ID (internal TC that caught the defect) optional: [...]</p>

ID	Subtype	Headline and Description
		<p>Observed behavior: [...]</p> <p>Expected behavior: RAM should be enable when start code</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-14042	Bug	<p>[EEP]Build fail when configure inconsistent config relate to enable compare feature<*></p> <p>Detailed description (how to reproduce it): configure <code>"*EepCompareApi"</code> node equal to true and <code>"*EepFtfcEnableCompareApi"</code> node equal to false then build project with basic sequence erase-->write-->compare and read operation > result: false build !image-2021-07-15-18-09-58-531.png thumbnail!</p> <p>Preconditions: Eep is correctly initialized</p> <p>Test Case ID (internal TC that caught the defect) optional: Eep_TC_COT_0001.c</p> <p>Observed behavior: Fail build</p> <p>Expected behavior: both of two node should be same value(true or false)</p> <p>Proposed solution optional: N/A</p>
ARTD-14043	New Feature	<p>New Feature</p> <p>[BASE]GetcoreID should be simplified in case multicore support is off ,, "NewWorkDescription: Getcoreid function has time execution is extremely high, this is potential problem. After analyze, i recognize that GetcoreID always invoke context switch to request supervisor mode. Please optimize Getcore_Id api in this case.</p> <p>Requirement source: [...] (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Add define for macro <code>Oslf_GetCoreID</code> incase multicore support is set always return as zero <code>#define Oslf_GetCoreID() (0U)</code> "</p>
ARTD-14118	Bug	<p>[ADC] Need to add constraint for sw trigger, streaming group and <code>AdcGroupConversionMode</code> is <code>ONESHOT</code> as AUTOSAR document</p> <p>,, "Detailed description (how to reproduce it): Need to add constraint for sw trigger, streaming group and <code>AdcGroupConversionMode</code> is <code>ONESHOT</code> as AUTOSAR document</p> <p>Preconditions: <code>AdcGroupTriggSrc: ADC_TRIGG_SRC_SW</code> <code>AdcGroupAccessMode: ADC_ACCESS_MODE_STREAMING</code> <code>AdcGroupConversionMode: ADC_CONV_MODE_ONESHOT</code></p> <p>Test Case ID (internal TC that caught the defect) optional:</p>

ID	Subtype	Headline and Description
		<p>Adc_TS_COT_011 cfg 8</p> <p>Observed behavior:</p> <p>Generate completely when configuring:</p> <p>AdcGroupTriggSrc: ADC_TRIGG_SRC_SW</p> <p>AdcGroupAccessMode: ADC_ACCESS_MODE_STREAMING</p> <p>AdcGroupConversionMode: ADC_CONV_MODE_ONESHOT</p> <p>Expected behavior:</p> <p>Generate fail because sw trigger group using streaming access mode can run only with continuous conversion mode as mention in chapter 7.3 State Diagrams of adc specification</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>NA</p>
ARTD-14128	Bug	<p>[ADC] Build fail: "undefined reference to `Adc_Ipw_Adc0EndConversionNotification'" when all AdcInterruptEnable nodes are disable</p> <p>„Detailed description (how to reproduce it):</p> <p>Build fail: ""undefined reference to `Adc_Ipw_Adc0EndConversionNotification'" when all AdcInterruptEnable nodes are disable</p> <p>Preconditions:</p> <p>All AdcInterruptEnable nodes are disable</p> <p>Compiler gcc</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>Adc_TS_COT_011 cfg 32</p> <p>Observed behavior:</p> <p>Build fail log:</p> <p>""e:/S32K1XX/output/S32K1XX_S32K148_gcc/adc/Adc_TS_COT_011_cfg32/out/Adc_Ip_VS_0_PBCfg_c.o: (.mcal_const_cfg+0x20): undefined reference to `Adc_Ipw_Adc0EndConversionNotification'"</p> <p>Expected behavior:</p> <p>Build done</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>NA</p>
ARTD-14130	Bug	<p>[EEP] Eep_Cancel does not reset the internal async job in IPW<*></p> <p>Detailed description (how to reproduce it):</p> <p>Start a job which requires more than one MainFunction calls.</p> <p>After 1 MainFunction execution cancel the job.</p> <p>Request a new job.</p> <p>Preconditions:</p> <p>EEP_ASYNC_ERASE_OPERATIONS_ENABLED == STD_ON}}</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>[...]</p> <p>Observed behavior:</p> <p>The second job starts with the internal parameters of the last job.</p> <p>Expected behavior:</p> <p>The second job starts with the parameters received by the corresponding API.</p> <p>SWS_Eep_00215</p> <p>The function Eep_Cancel shall cancel an ongoing EEPROM read, write, erase or compare job.</p>

ID	Subtype	Headline and Description
		Proposed solution optional: Reset the internal job of Eep_IPW.c from Eep_Ipw_Cancel().
ARTD-14158	Bug	<p>[SAI] FMEA Driver does not clear interrupt flag when the interrupt is spurious<*></p> <p>Detailed description (how to reproduce it): [SAI] FMEA Driver does not clear interrupt flag the interrupt is spurious [CPR_RTD_00028] ISR shall check whether its respective interrupt status flag and interrupt enable flag are set; i.e. whether the interrupt is not spurious. If at least one of the flag is not set, then the interrupt is spurious and the ISR shall only clear interrupt status flag and return immediately.</p> <p>Test setup: The interrupt is spurious, case 3: Interrupt enable flag is clear and interrupt status flag is set Sai_Init // master mode sys_disableAllInterrupts() Sai_SyncTransmit() // send request // Clear the interrupt enable flag t_g_pSaiBase[t_u8SaiInIdx]->TCSR &= ~(SAI_TCSR_FEIE_MASK SAI_TCSR_WSIE_MASK SAI_TCSR_SEIE_MASK SAI_TCSR_WSF_MASK SAI_TCSR_SEF_MASK SAI_TCSR_FEF_MASK); SAI0_IRQHandler() // Call the ISR directly /* [CPR_RTD_00028.sai] Verification Point: The interrupt status flag is clear */ EU_ASSERT(0 == (t_g_pSaiBase[t_u8SaiInIdx]->TCSR & SAI_TCSR_WSF_MASK)); EU_ASSERT(0 == (t_g_pSaiBase[t_u8SaiInIdx]->TCSR & SAI_TCSR_SEF_MASK)); EU_ASSERT(0 == (t_g_pSaiBase[t_u8SaiInIdx]->TCSR & SAI_TCSR_FEF_MASK)); EU_ASSERT(0 == (t_g_pSaiBase[t_u8SaiInIdx]->TCSR & SAI_TCSR_FWF_MASK)); EU_ASSERT(0 == (t_g_pSaiBase[t_u8SaiInIdx]->TCSR & SAI_TCSR_FRF_MASK)); => FAILED, the WSF, FWF, FRF flags were not cleared</p> <p>Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: [...] Observed behavior: [...] Expected behavior: [...] Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>
ARTD-14165	Bug	<p>[ADC] COCO flags of queued group are cleared inside ISR of previous group<*></p> <p>Detailed description (how to reproduce it): ISR of group 0 starts conversions of group 1 which was in queue, but the COCO flags of group 1 are cleared in ISR of group 0 right after that.</p> <p>Preconditions: Dev test Adc_TS_006, cfg 2 & 3 Test Case ID (internal TC that caught the defect) optional: Adc_TC_DVT_0601.c Adc_TC_DVT_0602.c Observed behavior:</p>

ID	Subtype	Headline and Description
		<p>COCO flags of queued group are cleared before ISR of that group occurs</p> <p>Expected behavior:</p> <p>COCO flags are remained until ISR of that group is called</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>Explicitly clearing all COCO flags when notification is called but no group is currently converting (spurious)</p> <p>if ((AdcIpState[_Instance_].Init == FALSE)</p> <p>(AdcIpState[_Instance_].ConversionCompleteNotification == NULL_PTR)) (spurious)</p>
ARTD-14172	Bug	<p>[UART] - ISR does not check if driver is initialized for Flexio Ip<*></p> <p>Detailed description (how to reproduce it):</p> <p>Preconditions:</p> <p>Follow req CPR_RTD_00011.lin: ISR shall check whether its respective driver is initialized. If the driver is not initialized, the ISR shall only clear interrupt status flag and return immediately.</p> <p>Eventhough the Flexio Mcl Common Irq checks if the macro corresponding the Uart channels configured before the Flexio_Uart_Ip_Irq function is called, the Flexio_Uart_Ip_Init() may not have been initialized on the channel in use, This must be checked in the Flexio_Uart_Ip_IrqHandler. Lpuart driver approach can be applied.</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>[...]</p> <p>Observed behavior:</p> <p>[...]</p> <p>Expected behavior:</p> <p>Check if driver has been initialized for the channel in use.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>Check driver state structure to be different than NULL_PTR</p>
ARTD-14261	New Feature	<p>New Feature</p> <p>[adc] Add EXIT_INTERRUPT() for ISR handler due to ERR009005 errata</p> <p>„NewWorkDescription:</p> <p>ERR009005: Core: Store immediate overlapping exception return operation might vector to incorrect interrupt</p> <p>Workaround suggest by errata</p> <p>: For software not using the memory protection unit, this erratum can be worked around by setting DISDEFWBUF in the Auxiliary Control Register.</p> <p>In all other cases, the erratum can be avoided by ensuring a DSB occurs between the store and the BX instruction. For exception handlers written in C, this can be achieved by inserting the appropriate set of intrinsics or inline assembly just before the end of the interrupt function,</p> <p>for example:</p> <p>ARMCC:</p> <p>...</p> <p>schedule_barrier();</p> <p>asm\{DSB};</p> <p>schedule_barrier();</p> <p>}</p>

ID	Subtype	Headline and Description
		<p>GCC:</p> <pre>... asm volatile ("dsb 0xf" ::: "memory"); } Requirement source: N/A (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: errata require to add a data sync barrier before the end of interrupt function For Base please add definition for: #define EXIT_INTERRUPT() MCAL_DATA_SYNC_BARRIER() / DSB sy full system / For other modules please add macro EXIT_INTERRUPT() at the end of isr handler, for example ISR(PIT_0_ISR) { uint8 instance = 0U; uint8 channel; uint32 temp = 0; for (channel = 0U; channel < PIT_0_CHANNELS_NUMBER; channel++) { temp = Pit_Ip_GetInterruptFlags(instance, channel); if (1U == temp) { Pit_Ip_ProcessCommonInterrupt(instance, channel); } } EXIT_INTERRUPT(); } "</pre>
ARTD-14262	New Feature	<p>New Feature</p> <p>[can] Add EXIT_INTERRUPT() for ISR handler due to ERR009005 errata ,,"NewWorkDescription: ERR009005: Core: Store immediate overlapping exception return operation might vector to incorrect interrupt Workaround suggest by errata : For software not using the memory protection unit, this erratum can be worked around by setting DISDEFWBUF in the Auxiliary Control Register. In all other cases, the erratum can be avoided by ensuring a DSB occurs between the store and the BX instruction. For exception handlers written in C, this can be achieved by inserting the appropriate set of intrinsics or inline assembly just before the end of the interrupt function, for example: ARMCC: <pre>... schedule_barrier(); asm\{DSB}; schedule_barrier(); } GCC: ... asm volatile ("dsb 0xf" ::: "memory"); }</pre> </p>

ID	Subtype	Headline and Description
		<p>Requirement source: N/A (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: errata require to add a data sync barrier before the end of interrupt function</p> <p>For Base please add definition for: #define EXIT_INTERRUPT() MCAL_DATA_SYNC_BARRIER() / DSB sy full system / For other modules please add macro EXIT_INTERRUPT() at the end of isr handler, for example ISR(PIT_0_ISR) { uint8 instance = 0U; uint8 channel; uint32 temp = 0; for (channel = 0U; channel < PIT_0_CHANNELS_NUMBER; channel++) { temp = Pit_Ip_GetInterruptFlags(instance, channel); if (1U == temp) Unknown macro: \{ Pit_Ip_ProcessCommonInterrupt(instance, channel); } } EXIT_INTERRUPT() } "</p>
ARTD-14264	New Feature	<p>New Feature</p> <p>[crypto] Add EXIT_INTERRUPT() for ISR handler due to ERR009005 errata ,,NewWorkDescription: ERR009005: Core: Store immediate overlapping exception return operation might vector to incorrect interrupt Workaround suggest by errata : For software not using the memory protection unit, this erratum can be worked around by setting DISDEFWBUFF in the Auxiliary Control Register. In all other cases, the erratum can be avoided by ensuring a DSB occurs between the store and the BX instruction. For exception handlers written in C, this can be achieved by inserting the appropriate set of intrinsics or inline assembly just before the end of the interrupt function, for example: ARMCC: ... schedule_barrier(); asm\{DSB}; schedule_barrier(); } GCC: ... asm volatile ("dsb 0xf" ::: "memory"); } Requirement source: N/A (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: errata require to add a data sync barrier before the end of interrupt function</p> <p>For Base please add definition for:</p>

ID	Subtype	Headline and Description
		<pre>#define EXIT_INTERRUPT() MCAL_DATA_SYNC_BARRIER() / DSB sy full system / For other modules please add macro EXIT_INTERRUPT() at the end of isr handler, for example ISR(PIT_0_ISR) { uint8 instance = 0U; uint8 channel; uint32 temp = 0; for (channel = 0U; channel < PIT_0_CHANNELS_NUMBER; channel++) { temp = Pit_Ip_GetInterruptFlags(instance, channel); if (1U == temp) Unknown macro: \{ Pit_Ip_ProcessCommonInterrupt(instance, channel); } } EXIT_INTERRUPT() } "</pre>
ARTD-14267	New Feature	<p>New Feature</p> <p>[eth] Add EXIT_INTERRUPT() for ISR handler due to ERR009005 errata „NewWorkDescription: ERR009005: Core: Store immediate overlapping exception return operation might vector to incorrect interrupt Workaround suggest by errata : For software not using the memory protection unit, this erratum can be worked around by setting DISDEFWBUF in the Auxiliary Control Register. In all other cases, the erratum can be avoided by ensuring a DSB occurs between the store and the BX instruction. For exception handlers written in C, this can be achieved by inserting the appropriate set of intrinsics or inline assembly just before the end of the interrupt function, for example: ARMCC: ... schedule_barrier(); asm\{DSB}; schedule_barrier(); } GCC: ... asm volatile ("dsb 0xf" ::: "memory"); } Requirement source: N/A (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: errata require to add a data sync barrier before the end of interrupt function For Base please add definition for: <pre>#define EXIT_INTERRUPT() MCAL_DATA_SYNC_BARRIER() / DSB sy full system / For other modules please add macro EXIT_INTERRUPT() at the end of isr handler, for example ISR(PIT_0_ISR) { uint8 instance = 0U;</pre> </p>

ID	Subtype	Headline and Description
		<pre> uint8 channel; uint32 temp = 0; for (channel = 0U; channel < PIT_0_CHANNELS_NUMBER; channel++) { temp = Pit_Lp_GetInterruptFlags(instance, channel); if (1U == temp) Unknown macro: \{ Pit_Lp_ProcessCommonInterrupt(instance, channel); \} } EXIT_INTERRUPT() } " </pre>
ARTD-14270	New Feature	<p>New Feature</p> <p>[gpt] Add EXIT_INTERRUPT() for ISR handler due to ERR009005 errata ,,NewWorkDescription: ERR009005: Core: Store immediate overlapping exception return operation might vector to incorrect interrupt Workaround suggest by errata : For software not using the memory protection unit, this erratum can be worked around by setting DISDEFWBUF in the Auxiliary Control Register. In all other cases, the erratum can be avoided by ensuring a DSB occurs between the store and the BX instruction. For exception handlers written in C, this can be achieved by inserting the appropriate set of intrinsics or inline assembly just before the end of the interrupt function, for example: ARMCC: ... schedule_barrier(); asm{DSB}; schedule_barrier(); } GCC: ... asm volatile ("dsb 0xf" ::: "memory"); } Requirement source: N/A (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: errata require to add a data sync barrier before the end of interrupt function For Base please add definition for: #define EXIT_INTERRUPT() MCAL_DATA_SYNC_BARRIER() / DSB sy full system / For other modules please add macro EXIT_INTERRUPT() at the end of isr handler, for example ISR(PIT_0_ISR) { uint8 instance = 0U; uint8 channel; uint32 temp = 0; for (channel = 0U; channel < PIT_0_CHANNELS_NUMBER; channel++) { temp = Pit_Lp_GetInterruptFlags(instance, channel); if (1U == temp) </p>

ID	Subtype	Headline and Description
		Unknown macro: \{ Pit_Lp_ProcessCommonInterrupt(instance, channel); } } EXIT_INTERRUPT() } "
ARTD-14271	New Feature	<p>New Feature</p> <p>[i2c] Add EXIT_INTERRUPT() for ISR handler due to ERR009005 errata ,,NewWorkDescription: ERR009005: Core: Store immediate overlapping exception return operation might vector to incorrect interrupt Workaround suggest by errata : For software not using the memory protection unit, this erratum can be worked around by setting DISDEFWBUF in the Auxiliary Control Register. In all other cases, the erratum can be avoided by ensuring a DSB occurs between the store and the BX instruction. For exception handlers written in C, this can be achieved by inserting the appropriate set of intrinsics or inline assembly just before the end of the interrupt function, for example: ARMCC: ... schedule_barrier(); asm{DSB}; schedule_barrier(); } GCC: ... asm volatile ("dsb 0xf" ::: "memory"); } Requirement source: N/A (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: errata require to add a data sync barrier before the end of interrupt function For Base please add definition for: #define EXIT_INTERRUPT() MCAL_DATA_SYNC_BARRIER() / DSB sy full system / For other modules please add macro EXIT_INTERRUPT() at the end of isr handler, for example ISR(PIT_0_ISR) { uint8 instance = 0U; uint8 channel; uint32 temp = 0; for (channel = 0U; channel < PIT_0_CHANNELS_NUMBER; channel++) { temp = Pit_Lp_GetInterruptFlags(instance, channel); if (1U == temp) Unknown macro: \{ Pit_Lp_ProcessCommonInterrupt(instance, channel); } } EXIT_INTERRUPT() } "</p>

ID	Subtype	Headline and Description
ARTD-14273	New Feature	<p>New Feature</p> <p>[lin] Add EXIT_INTERRUPT() for ISR handler due to ERR009005 errata „NewWorkDescription: ERR009005: Core: Store immediate overlapping exception return operation might vector to incorrect interrupt Workaround suggest by errata : For software not using the memory protection unit, this erratum can be worked around by setting DISDEFWBUF in the Auxiliary Control Register. In all other cases, the erratum can be avoided by ensuring a DSB occurs between the store and the BX instruction. For exception handlers written in C, this can be achieved by inserting the appropriate set of intrinsics or inline assembly just before the end of the interrupt function, for example: ARMCC: ... schedule_barrier(); asm{DSB}; schedule_barrier(); } GCC: ... asm volatile ("dsb 0xf" ::: "memory"); } Requirement source: N/A (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: errata require to add a data sync barrier before the end of interrupt function For Base please add definition for: #define EXIT_INTERRUPT() MCAL_DATA_SYNC_BARRIER() / DSB sy full system / For other modules please add macro EXIT_INTERRUPT() at the end of isr handler, for example ISR(PIT_0_ISR) { uint8 instance = 0U; uint8 channel; uint32 temp = 0; for (channel = 0U; channel < PIT_0_CHANNELS_NUMBER; channel++) { temp = Pit_Ip_GetInterruptFlags(instance, channel); if (1U == temp) Unknown macro: \{ Pit_Ip_ProcessCommonInterrupt(instance, channel); } } EXIT_INTERRUPT() } "</p>
ARTD-14276	New Feature	<p>New Feature</p> <p>[ocu] Add EXIT_INTERRUPT() for ISR handler due to ERR009005 errata „NewWorkDescription: ERR009005: Core: Store immediate overlapping exception return operation might</p>

ID	Subtype	Headline and Description
		<p>vector to incorrect interrupt Workaround suggest by errata : For software not using the memory protection unit, this erratum can be worked around by setting DISDEFWBUF in the Auxiliary Control Register. In all other cases, the erratum can be avoided by ensuring a DSB occurs between the store and the BX instruction. For exception handlers written in C, this can be achieved by inserting the appropriate set of intrinsics or inline assembly just before the end of the interrupt function, for example: ARMCC: ... schedule_barrier(); asm\{DSB}; schedule_barrier(); } GCC: ... asm volatile ("dsb 0xf" ::: "memory"); } Requirement source: N/A (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: errata require to add a data sync barrier before the end of interrupt function For Base please add definition for: #define EXIT_INTERRUPT() MCAL_DATA_SYNC_BARRIER() / DSB sy full system / For other modules please add macro EXIT_INTERRUPT() at the end of isr handler, for example ISR(PIT_0_ISR) { uint8 instance = 0U; uint8 channel; uint32 temp = 0; for (channel = 0U; channel < PIT_0_CHANNELS_NUMBER; channel++) { temp = Pit_Ip_GetInterruptFlags(instance, channel); if (1U == temp) Unknown macro: \{ Pit_Ip_ProcessCommonInterrupt(instance, channel); } } EXIT_INTERRUPT() } "</p>
ARTD-14278	New Feature	<p>New Feature</p> <p>[pwm] Add EXIT_INTERRUPT() for ISR handler due to ERR009005 errata ,,NewWorkDescription: ERR009005: Core: Store immediate overlapping exception return operation might vector to incorrect interrupt Workaround suggest by errata : For software not using the memory protection unit, this erratum can be worked around by setting DISDEFWBUF in the Auxiliary Control Register.</p>

ID	Subtype	Headline and Description
		<p>In all other cases, the erratum can be avoided by ensuring a DSB occurs between the store and the BX instruction. For exception handlers written in C, this can be achieved by inserting the appropriate set of intrinsics or inline assembly just before the end of the interrupt function, for example:</p> <p>ARMCC:</p> <pre>... schedule_barrier(); asm\{DSB}; schedule_barrier(); }</pre> <p>GCC:</p> <pre>... asm volatile ("dsb 0xf" ::: "memory"); }</pre> <p>Requirement source: N/A (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: errata require to add a data sync barrier before the end of interrupt function</p> <p>For Base please add definition for: #define EXIT_INTERRUPT() MCAL_DATA_SYNC_BARRIER() / DSB sy full system /</p> <p>For other modules please add macro EXIT_INTERRUPT() at the end of isr handler, for example</p> <pre>ISR(PIT_0_ISR) { uint8 instance = 0U; uint8 channel; uint32 temp = 0; for (channel = 0U; channel < PIT_0_CHANNELS_NUMBER; channel++) { temp = Pit_Lp_GetInterruptFlags(instance, channel); if (1U == temp) Unknown macro: \{ Pit_Lp_ProcessCommonInterrupt(instance, channel); } } EXIT_INTERRUPT() } "</pre>
ARTD-14280	New Feature	<p>New Feature</p> <p>[sai] Add EXIT_INTERRUPT() for ISR handler due to ERR009005 errata</p> <p>„NewWorkDescription: ERR009005: Core: Store immediate overlapping exception return operation might vector to incorrect interrupt</p> <p>Workaround suggest by errata : For software not using the memory protection unit, this erratum can be worked around by setting DISDEFWBUF in the Auxiliary Control Register.</p> <p>In all other cases, the erratum can be avoided by ensuring a DSB occurs between the store and the BX instruction. For exception handlers written in C, this can be achieved by inserting the appropriate set of intrinsics or inline assembly just before the end of the interrupt function,</p>

ID	Subtype	Headline and Description
		<p>for example:</p> <p>ARMCC:</p> <pre>... schedule_barrier(); asm\{DSB}; schedule_barrier(); }</pre> <p>GCC:</p> <pre>... asm volatile ("dsb 0xf" ::: "memory"); }</pre> <p>Requirement source: N/A (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: errata require to add a data sync barrier before the end of interrupt function For Base please add definition for: #define EXIT_INTERRUPT() MCAL_DATA_SYNC_BARRIER() / DSB sy full system / For other modules please add macro EXIT_INTERRUPT() at the end of isr handler, for example</p> <pre>ISR(PIT_0_ISR) { uint8 instance = 0U; uint8 channel; uint32 temp = 0; for (channel = 0U; channel < PIT_0_CHANNELS_NUMBER; channel++) { temp = Pit_Ip_GetInterruptFlags(instance, channel); if (1U == temp) Unknown macro: \{ Pit_Ip_ProcessCommonInterrupt(instance, channel); } } EXIT_INTERRUPT() } "</pre>
ARTD-14281	New Feature	<p>New Feature</p> <p>[spi] Add EXIT_INTERRUPT() for ISR handler due to ERR009005 errata ., "NewWorkDescription: ERR009005: Core: Store immediate overlapping exception return operation might vector to incorrect interrupt Workaround suggest by errata : For software not using the memory protection unit, this erratum can be worked around by setting DISDEFWBUF in the Auxiliary Control Register. In all other cases, the erratum can be avoided by ensuring a DSB occurs between the store and the BX instruction. For exception handlers written in C, this can be achieved by inserting the appropriate set of intrinsics or inline assembly just before the end of the interrupt function, for example: ARMCC: ... schedule_barrier(); asm\{DSB}; schedule_barrier();</p>

ID	Subtype	Headline and Description
		<pre> } GCC: ... asm volatile ("dsb 0xf" ::: "memory"); } Requirement source: N/A (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: errata require to add a data sync barrier before the end of interrupt function For Base please add definition for: #define EXIT_INTERRUPT() MCAL_DATA_SYNC_BARRIER() / DSB sy full system / For other modules please add macro EXIT_INTERRUPT() at the end of isr handler, for example ISR(PIT_0_ISR) { uint8 instance = 0U; uint8 channel; uint32 temp = 0; for (channel = 0U; channel < PIT_0_CHANNELS_NUMBER; channel++) { temp = Pit_Ip_GetInterruptFlags(instance, channel); if (1U == temp) Unknown macro: \{ Pit_Ip_ProcessCommonInterrupt(instance, channel); } } EXIT_INTERRUPT() } " </pre>
ARTD-14282	New Feature	<p>New Feature</p> <p>[uart] Add EXIT_INTERRUPT() for ISR handler due to ERR009005 errata ,,NewWorkDescription: ERR009005: Core: Store immediate overlapping exception return operation might vector to incorrect interrupt Workaround suggest by errata : For software not using the memory protection unit, this erratum can be worked around by setting DISDEFWBUF in the Auxiliary Control Register. In all other cases, the erratum can be avoided by ensuring a DSB occurs between the store and the BX instruction. For exception handlers written in C, this can be achieved by inserting the appropriate set of intrinsics or inline assembly just before the end of the interrupt function, for example: ARMCC: ... schedule_barrier(); asm\{DSB}; schedule_barrier(); } GCC: ... asm volatile ("dsb 0xf" ::: "memory"); } Requirement source:</p>

ID	Subtype	Headline and Description
		<p>N/A (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: errata require to add a data sync barrier before the end of interrupt function For Base please add definition for: #define EXIT_INTERRUPT() MCAL_DATA_SYNC_BARRIER() / DSB sy full system / For other modules please add macro EXIT_INTERRUPT() at the end of isr handler, for example ISR(PIT_0_ISR) { uint8 instance = 0U; uint8 channel; uint32 temp = 0; for (channel = 0U; channel < PIT_0_CHANNELS_NUMBER; channel++) { temp = Pit_Ip_GetInterruptFlags(instance, channel); if (1U == temp) Unknown macro: \{ Pit_Ip_ProcessCommonInterrupt(instance, channel); } } EXIT_INTERRUPT() } "</p>
ARTD-14283	New Feature	<p>New Feature</p> <p>[wdg] Add EXIT_INTERRUPT() for ISR handler due to ERR009005 errata ,,NewWorkDescription: ERR009005: Core: Store immediate overlapping exception return operation might vector to incorrect interrupt Workaround suggest by errata : For software not using the memory protection unit, this erratum can be worked around by setting DISDEFWBUF in the Auxiliary Control Register. In all other cases, the erratum can be avoided by ensuring a DSB occurs between the store and the BX instruction. For exception handlers written in C, this can be achieved by inserting the appropriate set of intrinsics or inline assembly just before the end of the interrupt function, for example: ARMCC: ... schedule_barrier(); asm\{DSB}; schedule_barrier(); } GCC: ... asm volatile ("dsb 0xf" ::: "memory"); } Requirement source: N/A (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: errata require to add a data sync barrier before the end of interrupt function For Base please add definition for: #define EXIT_INTERRUPT() MCAL_DATA_SYNC_BARRIER() / DSB sy full system /</p>

ID	Subtype	Headline and Description
		<p>For other modules please add macro EXIT_INTERRUPT() at the end of isr handler, for example</p> <pre>ISR(PIT_0_ISR) { uint8 instance = 0U; uint8 channel; uint32 temp = 0; for (channel = 0U; channel < PIT_0_CHANNELS_NUMBER; channel++) { temp = Pit_Ip_GetInterruptFlags(instance, channel); if (1U == temp) Unknown macro: \{ Pit_Ip_ProcessCommonInterrupt(instance, channel); } } EXIT_INTERRUPT() } "</pre>
ARTD-14177	New Feature	<p>New Feature</p> <p>[FLS][S32K1XX] Allow to allocate function InvalidPrefetchBuffer in FLASH „Regarding the requirement: CPR_RTD_00515.fls* Driver shall ensure that all the functionalities that are executable from RAM, can be disabled. All limitations for execution from RAM shall be stated in the Integration manual. Rationale: On some platforms, the RAM may not be executable due to security restrictions. The background: Due to the information from Reference manual, the Ftfc_Fls_Ip_InvalidPrefetchBuff_Ram function in *Ftfc_Fls_Ip.c* should be placed and executed from RAM, because it accesses the flash prefetch buffers, which should not be modified while reading code instructions. But, in some situations, this function still works normally from FLASH because it might be loaded to I_CACHE (Cache instruction) and executed from there. Therefore, the driver could allow to allocate it on both RAM or FLASH from the configurations GUI.</p> <p>Proposal solution; Create a new boolean node called: FlsInvalidatePrefetchBufferFromRam* (with default value is TRUE) in the container AutosarExt to toggle the macro: Ftfc_Fls_Ip_Cfg.h #define FTFC_FLS_INVALIDATE_PREFETCH_BUFFER_FROM_RAM (STD_ON)</p> <p>Ftfc_Fls_Ip.c*: check the macro and use the corresponding Memap syntax #if (FTFC_FLS_INVALIDATE_PREFETCH_BUFFER_FROM_RAM == STD_ON) #define FLS_START_SEC_RAMCODE #else #define FLS_START_SEC_CODE #endif #include ""Fls_MemMap.h"" static void Ftfc_Fls_Ip_InvalidPrefetchBuff_Ram(void); #if (FTFC_FLS_INVALIDATE_PREFETCH_BUFFER_FROM_RAM == STD_ON) #define FLS_STOP_SEC_RAMCODE #else #define FLS_STOP_SEC_CODE #endif #include ""Fls_MemMap.h""</p>

ID	Subtype	Headline and Description
ARTD-14182	Bug	<p>[PORT] Port_Init incorrect data for Digital Filter configuration<*></p> <p>Detailed description (how to reproduce it): use driver BLN_PORT_055, config digital filter in Port A, channel 0 9 31, Clock 1, Width 3; declare Port_Init==> fail Preconditions: some channel don't config digital filter but still be have .digitalFilter = true Test Case ID (internal TC that caught the defect) optional: Port_TC_FCT_0031 Observed behavior: Channel 5 in Port A was not config digital filter, but driver still enable !image-2021-07-20-11-39-41-228.png!!image-2021-07-20-11-40-11-950.png! Expected behavior: Driver need to be update correctly value of digital filter of channel in Port Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: NA</p>
ARTD-14204	Bug	<p>[EEP][S32K1 RTM] Update memmap for variable in example due to base memmap changes<*></p> <p>Detailed description (how to reproduce it): Current examples use EEP_START_SEC_VAR_NO_INIT_8_NO_CACHEABLE for read and write buffer. But this region is removed in base for S32K1 Preconditions: N/A Test Case ID (internal TC that caught the defect) optional: N/A Observed behavior: EEP_START_SEC_VAR_NO_INIT_8_NO_CACHEABLE for read and write buffer. Expected behavior: EEP_START_SEC_VAR_NO_INIT_8_NO_CACHEABLE shall not be used for read and write buffer. Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: Switch to EEP_START_SEC_VAR_INIT_8_NO_CACHEABLE</p>
ARTD-14207	New Feature	<p>New Feature</p> <p>[MCU] SleepOnExit incompatible with current approach on supervisor/user mode ,, "NewWorkDescription: Problem: Sleep On Exit bit from System Control Register can only be written in supervisor mode The behavior is that at the exit from the next interrupt the core goes to sleep !image-2021-07-21-08-44-11-091.png width=816,height=126! When the driver is called in user mode context writing this bit will do the following: SVC_GoToSupervisor Write SLEEPONEXIT SVC_GoToUser Because SVC_GoToUser is currently implemented using the svc handler (which is an interrupt) the result is that the core goes in sleep immediately after going back to user mode</p>

ID	Subtype	Headline and Description
		<p>For detail please the email attached.</p> <p>Requirement source: CPR_RTD_00447.mcu</p> <p>Req Text*: The MCU driver shall offer support to control the exception return behavior of the currently executing core on a wake-up event triggered during SLEEP. The function void Mcu_SleepOnExit (boolean enableSleepOnExit) will enable/disable the automatic sleep entry on exception return.</p> <p>Requirement ticket: AAI-498 (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional:</p> <p>2 step must be done in Base, platform and mcu driver to avoid this issue</p> <p>1. Base and Platform will implement the transition from supervisor mode to user mode without using the SVC Handler? Instead, just writing the CONTROL bit? !image-2021-07-21-08-46-09-719.png width=800,height=151!</p> <p>2. Mcu driver implementation: Add another function to the API to enable/disable calling Power_Ip_EnableSleepOnExit in the driver right before the WFI. Note that a pre-compile switch might not be enough since the application could choose not to enable SleepOnExit before every sleep cycle."</p>
ARTD-14209	Bug	<p>[S32K1XX][S32k1xx] Duplicate IRQ interrupt on EB<*></p> <p>Detailed description (how to reproduce it):</p> <ol style="list-style-type: none"> 1. Creating new project on EB for S32k116 2. Add Platform and Resource module for the project. 3. Choses resource is K32K116, and add all irq intrrupt of K116 to config generic interrupt setting . After change resource to S32K118, keeping all interrupt of K116 on generic intrrupt setting , Click add more irq interrupt. duplicate interrupt occur. <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: review accpect</p> <p>Observed behavior: !image-2021-07-21-09-39-57-436.png!</p> <p>Expected behavior: the error will appear when duplication occurs</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: N/A</p>
ARTD-14211	Bug	<p>[PWM] Update and correct the exclusive areas for Flexio<*></p> <p>Detailed description (how to reproduce it): Update and correct the EAs for Flexio Review and update the EAs for another IPV (Ftm, Emios)</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: NA</p> <p>Expected behavior: the EAs are available in Flexio</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p>

ID	Subtype	Headline and Description
		Proposed solution optional: Update the Eas
ARTD-14217	Bug	<p>[PORT] Fix compiler warning<*></p> <p>Detailed description (how to reproduce it): Check file compiler warning report after all test was build successfully Preconditions: Driver need to have no warning Test Case ID (internal TC that caught the defect) optional: NA Observed behavior: check file [http://ceram.ea.freescale.net/0/project/custom_compilerwarning/details] for Port or in attach file Expected behavior: Driver need to be update to resolve some warnings Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: NA</p>
ARTD-14222	Bug	<p>[BASE] Enable errata ERR010777 SCG Corrupted status when the system clock is switching<*></p> <p>Detailed description (how to reproduce it): Implement errata: ERR010777: SCG: Corrupted status when the system clock is switching. Description: The SCG_RCCR[SCS] and SCG_HCCR[SCS] may have a corrupted status during the interval when the system clock is switching Workaround: The SCS field should be read twice by the software to ensure the system clock switch has completed The macro ERR_IPV_SCG_ERR010777 must be added in Soc_ips.h for derivatives: S32K116, S32K118, S32K142, S42K144, S32K144W, S32K146, S32K148 Preconditions: S32K116_0N96V, S32K118_0N97V, S32K142_0N33V, S42K144_0N57U, S32K144W_0P64A, S32K146_0N73V, S32K148_0N20V Test Case ID (internal TC that caught the defect) optional: NA Observed behavior: NA Expected behavior: errata is implemented in driver code Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: The SCS field should be read twice by the software to ensure the system clock switch has completed</p>
ARTD-14225	Bug	<p>[LIN] Driver can't transmit frame success in case 10 bit break field generate with IPV: LPUART and FlexIO<*></p> <p>Detailed description (how to reproduce it): Driver can't transmit frame success in case 10 bit break field generate with IPV: LPUART and the number of bits that are generated in the UserConfig->MasterBreakLength ** we have to sent AT LEAST 11 bits for any configuration.</p>

ID	Subtype	Headline and Description
		<p>Preconditions: Detected Break Length always is 11 bit Test Case ID (internal TC that caught the defect) optional: Lin_TC_FCT_0018 Observed behavior: NA Expected behavior: NA Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: NA</p>
ARTD-14237	Bug	<p>[BASE] Some compiler options are not the same between SOW and S32CT<*></p> <p>Detailed description (how to reproduce it): Step 1: Create new project. Step 2: Select project > right click > Properties > C/C Build > Settings Step 3: Check compiler options and compare with SOW file Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: [...] Observed behavior: Some compiler options are not the same between SOW and S32CT : S32K11X*: Linker: Duplicate Option on *CT: -mfpu=auto *S32K1XX*: ** Compiler: Missing Option on *CT: -fno-short-enums Expected behavior: Update compiler option for CT the same with compiler option in SOW file. Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>
ARTD-14240	Bug	<p>[UART] Conflict if using common callback in the same channel<*></p> <p>Detailed description (how to reproduce it): If user uses the common callback in channel for his program, it will cause conflict, bcs the declaration of callback functions will generate several times in EB/CT generated code. It can cause the compiler warning for duplicate declaration. Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: [...] Observed behavior: [...] Expected behavior: Fix this issue Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>
ARTD-14242	Bug	<p>[UART] In Abort case, Complete Send/Receive internal functions need to wait for finishing of current byte transmission</p>

ID	Subtype	Headline and Description
		<p>„Detailed description (how to reproduce it): In Abort function, Complete Send/Receive internal functions are called to finish the current transmission. But they need to wait for finishing of current byte transmission and afterward disable TE and RE. Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: [...] Observed behavior: [...] Expected behavior: Fix this issue Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>
ARTD-14243	Bug	<p>[ICU] missing memmap.h in file Lptmr_Icu_Ip.c<*></p> <p>Detailed description (how to reproduce it): In Lptmr_Icu_Ip.c, the include of the Icu_MemMap is missing for ICU_START_SEC_VAR_INIT_UNSPECIFIED and ICU_STOP_SEC_VAR_INIT_UNSPECIFIED Preconditions: N/A Test Case ID (internal TC that caught the defect) optional: N/A Observed behavior: In Lptmr_Icu_Ip.c, the include of the Icu_MemMap is missing for ICU_START_SEC_VAR_INIT_UNSPECIFIED and ICU_STOP_SEC_VAR_INIT_UNSPECIFIED Expected behavior: Add the #include Icu_MemMap.h for ICU_START_SEC_VAR_INIT_UNSPECIFIED and ICU_STOP_SEC_VAR_INIT_UNSPECIFIED Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: N/A</p>
ARTD-14245	Bug	<p>[PWM] PWM configuration cannot generate with EB command because of attribute READONLY<*></p> <p>Detailed description (how to reproduce it): Pwm and and all modules referencing it cannot be generated on the command line because of the error: ERROR 21-07-20, 11:02:46 (1803) Invalid XPath-expression for Attribute "READONLY" of node "/AUTOSAR/TOP-LEVEL-PACKAGES/Pwm/ELEMENTS/Pwm/PwmChannelConfigSet/PwmFlexio/PwmFlexio_0/PwmFlexioChannels/PwmFlexioChannels_0/FlexioChPrescaler": (35016) Cannot get a resource file for target CORTEXM and derivate S32K14X. Maybe this is due to module restrictions. My commandline call is: call tresos_cmd.bat Dtarget=CORTEXM Dderivate=S32K14X legacy generate . \\CLT_SW32K1_RTD_4.4_0.8.0_Tresos.arxml@asc:4.4.0 o .\\GenData g Pwm_TS_T40D2M8I0R0</p>

ID	Subtype	Headline and Description
		<p>The solution has been defined in the ticket AAI-585</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: Cannot generate PWM with EB by command</p> <p>Expected behavior: Can generate PWM with EB by command</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Change READONLY to EDITABLE</p>
ARTD-14247	Bug	<p>[WDG] All functions in Wdog_Ip should check re-configuration complete after unlocking and updating registers<*></p> <p>Detailed description (how to reproduce it): In Ip_Wdog test: Initialize Wdog Use Wdog_Ip_StopTimer() to stop Wdog counter Read counter value Delay for a period of time Read counter again Compare the two counter values of before and after delay. Make sure that they are equal</p> <p>When i debug the test, it worked fine but when i run report, the test is fail. When add delay time after calling function Wdog_Ip_StopTimer(). The test is pass.</p> <p>!Capture.JPG[thumbnail!]</p> <p>Preconditions: [...]</p> <p>Test Case ID (internal TC that caught the defect) optional: Ip_Wdog_TC_FCT_0001</p> <p>Observed behavior: Currently, only functions Wdog_Ip_Init, Wdog_Ip_DeInit, Wdog_Ip_Config have checked reconfiguration complete after unlocking and updating registers by invoking function Wdog_Ip_IsReconfigurationComplete(). Other functions like: Wdog_Ip_SetTimeout, Wdog_Ip_StartTimer, Wdog_Ip_StopTimer, ... don't have this verification.</p> <p>I think these functions should use Wdog_Ip_IsReconfigurationComplete() to ensure that all new configurations are updated and available for following functions.</p> <p>Expected behavior: [...]</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-14244	New Feature	<p>New Feature</p> <p>[BASE]Add EXIT_INTERRUPT() for ISR handler due to ERR009005 errata</p> <p>„NewWorkDescription: ERR009005: Core: Store immediate overlapping exception return operation might vector to incorrect interrupt</p> <p>Workaround suggest by errata</p>

ID	Subtype	Headline and Description
		<p>: For software not using the memory protection unit, this erratum can be worked around by setting DISDEFWBUF in the Auxiliary Control Register.</p> <p>In all other cases, the erratum can be avoided by ensuring a DSB occurs between the store and the BX instruction. For exception handlers written in C, this can be achieved by inserting the appropriate set of intrinsics or inline assembly just before the end of the interrupt function, for example:</p> <p>ARMCC:</p> <pre>... schedule_barrier(); asm\{DSB}; schedule_barrier(); }</pre> <p>GCC:</p> <pre>... asm volatile ("dsb 0xf" ::: "memory"); }</pre> <p>Requirement source: N/A (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: errata require to add a data sync barrier before the end of interrupt function</p> <p>For Base please add definition for: #define EXIT_INTERRUPT() MCAL_DATA_SYNC_BARRIER() / DSB sy full system /</p> <p>For other module please add macro EXIT_INTERRUPT() at the end of isr handler, for example</p> <pre>ISR(PIT_0_ISR) { uint8 instance = 0U; uint8 channel; uint32 temp = 0; for (channel = 0U; channel < PIT_0_CHANNELS_NUMBER; channel++) { temp = Pit_Ip_GetInterruptFlags(instance, channel); if (1U == temp) { Pit_Ip_ProcessCommonInterrupt(instance, channel); } } EXIT_INTERRUPT() } "</pre>
ARTD-14248	Bug	<p>[S32K1XX] Failure at building on S32K11x<*></p> <p>Detailed description (how to reproduce it): N/A</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: CRC_TC_0001</p> <p>Observed behavior: Failure at building on S32K118(Pls see attached file) !image-2021-07-22-13-55-52-710.png thumbnail!</p>

ID	Subtype	Headline and Description
		<p>Expected behavior: Update driver code to fix build failed Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: N/A</p>
ARTD-14254	Bug	<p>[S32K1XX] Compiler error in Platform_CfgDefines.h S32DS<*></p> <p>Detailed description (how to reproduce it): Some examples have compiler error in Platform_CfgDefines.h !image-2021-07-22-14-52-39-964.png! Preconditions: NA Test Case ID (internal TC that caught the defect) optional: NA Observed behavior: Compiler error in Platform_CfgDefines.h Expected behavior: No compiler error Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: Change '\ ' to '\\' #ifndef DISABLE_MCAL_INTERMODULE_ASX_CHECK / Check if source file and StandardTypes header file are of the same Autosar version */ #if ((S32K1XX_CFGDEFINES_AR_RELEASE_MAJOR_VERSION != STD_AR_RELEASE_MAJOR_VERSION) \\ (S32K1XX_CFGDEFINES_AR_RELEASE_MINOR_VERSION != STD_AR_RELEASE_MINOR_VERSION) \\) #error "AutoSar Version Numbers of Platform_CfgDefines.h and StandardTypes.h are different" #endif #endif</p>
ARTD-14260	Bug	<p>[S32K1XX] Syntax for version checking command is wrong in file Platform_CfgDefines.h<*></p> <p>Detailed description (how to reproduce it): Syntax for version checking command is wrong in file Platform_CfgDefines.h. pls see attached file. Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: [...] Observed behavior: [...] Expected behavior: [...] Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>
ARTD-14288	Bug	




ID	Subtype	Headline and Description
		<p>[S32K1XX][FLS] Module documentation chapter in UM was missing generated<*></p> <p>Detailed description (how to reproduce it): Some sub-chapters are missing in Module Documentation part of UM such as: 6.1.3 Macro Definition Documentation, 6.1.6 Function Reference Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: [...] Observed behavior: Some sub-chapters are missing in Module Documentation part of UM Expected behavior: There shall not be any missing sub-chapters in Module Documentation part of UM Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: Update UM</p>
ARTD-14426	Bug	<p>[OCU] Check and update the functions that don't match the requirements<*></p> <p>Detailed description (how to reproduce it): Some function in "ReqExport.txt" file but does not include in "*.h" files of driver code pls see attached files for more details Preconditions: NA Test Case ID (internal TC that caught the defect) optional: NA Observed behavior: NA Expected behavior: NA Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: Check and update for all APIs</p>
ARTD-14428	Bug	<p>[GPT] Check and update the functions that don't match the requirements<*></p> <p>Detailed description (how to reproduce it): Some function in "ReqExport.txt" file but does not include in "*.h" files of driver code pls see attached files for more details Preconditions: NA Test Case ID (internal TC that caught the defect) optional: NA Observed behavior: NA Expected behavior: NA Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: Check and update for all APIs</p>
ARTD-14306	New Feature	New Feature

ID	Subtype	Headline and Description
		<p>[CAN] re-analysis Exclusive Area „NewWorkDescription: some code changed, need to re-analyze EA Requirement source: [...] (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...) Proposed solution optional: [...]"</p>
ARTD-14305	Bug	<p>[CRYPTO]Crypto_KeyElementSet return error when does not configure to store M4 and M5 values.<*></p> <p>Detailed description (how to reproduce it): Call Crypto_KeyElementSet() to load SHE key, function return error The address parameters are invalid when doesn't configure to store M4, M5 value Preconditions: Call Crypto_KeyElementSet() to load SHE key, but user doesn't configure key to store M4, M5 value.On funtion Crypto_Ipw_SheLoadEncryptedKey: pM4 = NULL_PTR; pM5 = NULL_PTR;</p> <p>Test Case ID (internal TC that caught the defect) optional: Crypto_TC_FCT_070 Observed behavior: Crypto_KeyElementSet return error the address parameters are invalid Expected behavior: Function Crypto_KeyElementSet must return no error in both case Proposed solution optional: Declare on stack temporary buffers for M4 and M5</p>
ARTD-14308	Bug	<p>[ADC] There is some information that does not match EB and S32CT when comparing code generation<*></p> <p>Detailed description (how to reproduce it): Step 1: clean generate Adc_TS_COT_001 for EB and Adc_TS_COT_101_CT for CT Step 2: Compare include folder and src folder of S32CT with EB Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: [...] Observed behavior: There is some information that does not match EB and S32CT when comparing code generation.</p> <p>Detail in *share point link*: [https://nxp1.sharepoint.com/sites/Zebra/Shared%20Documents/Forms/AllItems.aspx?RootFolder=%2Fsites%2FZebra%2FShared%20Documents%2FGroup%204%2FEBvsS32CT%2FADC] File: "Compare Config S32CT and EB Tresos_EPC_S32K148.xlsx", "Adc_Compare_Config_S32CT_and_EB_Tresos_define_S32K1xx.xlsx"</p> <p>Expected behavior: EB and S32CT need to generate the same file. Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>
ARTD-14321	Bug	

ID	Subtype	Headline and Description
		<p>[S32K1XX] CMU gating is not enabled in sys_init(<*></p> <p>Detailed description (how to reproduce it): CMU gating is not enabled in sys_init() !image-2021-07-23-16-17-33-078.png! Preconditions: NA Test Case ID (internal TC that caught the defect) optional: Mcu_TC_FCT_0585 Observed behavior: CMU gating is disabled after calling sys_init() Expected behavior: CMU gating is enabled after calling sys_init() Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: Add these code into sys_init() <pre>#if defined(S32K116) defined(S32K118) IP_PCC->PCCn[PCC_CMU0_INDEX]= 0x43000000; IP_PCC->PCCn[PCC_CMU1_INDEX]= 0x43000000; #endif</pre> </p>
ARTD-14326	Bug	<p>[WDG] Different function prototype between requirement and driver<*></p> <p>Detailed description (how to reproduce it): In requirement SWS_Wdg_00155 prototype Syntax: void Wdg_SetTriggerCondition(uint16 timeout) In driver, now the prototype is : void Wdg_43_Instance0_SetTriggerCondition(uint16 u16Timeout*) The parameter timeout is different between requirement and driver now. SWS_Wdg_00155 is Autosar requirement so I think driver should has same prototype with requirement. Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: [...] Observed behavior: Different function prototype between requirement and current driver Expected behavior: Function prototype should be same with requirement Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>
ARTD-14328	New Feature	<p>New Feature</p> <p>[FLS][S32G] Wrong SFDP configuration for Quad flashes „Qspi_Ip_ReadSfdp generates wrong configuration for a MX66U1G45G quads flash. The Fls_Init function fails.</p>
ARTD-14334	Bug	<p>[CAN] redundant mode-switching inside FlexCAN_Ip_GetTDCFail<*></p> <p>Detailed description (how to reproduce it): During ccov analysis, i had an observation:</p>

ID	Subtype	Headline and Description
		<p>FlexCAN_Ip_*GetTDCFail now support to handler the timeout (when switching mode) case but: This case should not be handled because read-TDCFAIL does not required mode-switching => there is no timeout case for this api, it should always be invoked successfully with correct returned value (as similar as FlexCAN_Ip_GetBitrate) Unnecessary mode-switching cause redundant code and impacting to driver performance (Unnecessarily enter/exit start-mode for reading bit-value), operation-mode of module</p> <p>!image-2021-07-24-09-40-22-329.png!</p> <p>additional check: FlexCAN_Ip_GetTDCValue, FlexCAN_Ip_ClearTDCFail Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: [...] Observed behavior: Function don't need to enable flexcan clock to access registers. Expected behavior: [...] Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: [...]</p>
ARTD-14343	Bug	<p>[I2C] S32K118 example need to be updated according new EVB<*></p> <p>Detailed description (how to reproduce it): [...] Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: [...] Observed behavior: [...] Expected behavior: [...] Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: Update example description according new EVB was used</p>
ARTD-14349	Bug	<p>[S32K1xx][RTM_100][PORT] PortPinPFE field lacks some mux mode configurations<*></p> <p>Detailed description (how to reproduce it): Use DS layout and EB of NB_210726 On both DS side and EB side, add Port component (High layer on DS) with the following configuration: PCR5: any mode except RESET_b PCR99: any mode except NMI_b Observed behavior: The "PortPin Passive Filter Enable" on EB and CTHL was unable to configurate unless the users set those 2 pins in RESET_b (for PCR5) or NMI_b (for PCR99) as below: !image-2021-07-26-11-42-40-926.png! !image-2021-07-26-11-43-01-818.png! Expected behavior:</p>

ID	Subtype	Headline and Description
		Following Reference manual in chip-specific PORT information, this PFE field can be configurable for all mode of these 2 pins
ARTD-14356	Bug	<p>[CRYPTO]Add a macro cancel time out for Csec_Ip_CancelCommand<*></p> <p>Detailed description (how to reproduce it): When set timeout for test is minimum (Csec_Ip_pState->u32Timeout = 0) the program will be error half fault</p> <p>Preconditions: Call a Job different CSEC_IP_CMD_ENC_ECB and CSEC_IP_CMD_DEC_ECB command and set Csec_Ip_pState->u32Timeout = 0</p> <p>Test Case ID (internal TC that caught the defect) optional: Crypto_TC_FCT_0075</p> <p>Observed behavior: The program is processing a job not done but still write the command header , it will have error half fault</p> <p>Expected behavior: Should add cancel time out for Csec_Ip_CancelCommand</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: NA</p>
ARTD-14359	Bug	<p>[EEP][Example] Update board information in readme.txt and description.txt files<*></p> <p>Detailed description (how to reproduce it): Current readme and description files contain out of date information about EVB boards</p> <p>Preconditions: N/A</p> <p>Test Case ID (internal TC that caught the defect) optional: N/A</p> <p>Observed behavior: Current readme and description files contain out of date information about EVB boards</p> <p>Expected behavior: Current readme and description files shall contain up to date information about EVB boards</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Update readme and description files.</p>
ARTD-14368	Bug	<p>[Platform][S32K1XX] Check invalid parameters to Platform_SetIrq, this function is working incorrect</p> <p>„Detailed description (how to reproduce it): 1. Creating project Check if invalid parameters are passed to Platform_SetIrq.. 2. Calling Platform_SetIrq function with invalid parameter, (Ex: INT_CTRL_IP_IRQ_MIN 1 and INT_CTRL_IP_IRQ_MAX 1), This function will return an error.</p> <p>Preconditions: Parameter is invalid dev_error is enable</p> <p>Test Case ID (internal TC that caught the defect) optional: Platform_TS_001</p> <p>Observed behavior:</p>

ID	Subtype	Headline and Description
		  <p>After calling Platform_SetIrq function with invalid parameter, the driver checked and return error, but Platform_Ipw_SetIrq still runs with invalid parameters resulting in hard_fault. Because, In debug mode, when pointer point to line of code on the picture. It will write r3 valid to r2 address, however r2 address is flash address, So test hard_fault.</p> <p>Expected behavior: This Platform_SetIrq function doesn't call Platform_Ipw_SetIrq function when chek with invalid parameter and dev_error enable.</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: You can refer to the image below.</p> 
ARTD-14375	Bug	<p>[ADC] ADC_VALIDATE_APP_BUFFER_ALIGNMENT is never defined<*></p> <p>Detailed description (how to reproduce it): ADC_VALIDATE_APP_BUFFER_ALIGNMENT is never defined, resulting in Adc_ValidateSetupBufferAlignment() never being actually called.</p> <p>Proposed solution optional: Check if this check is still needed/working, also in MCAL If needed define should be generated by config. Otherwise function code removed</p>
ARTD-14396	Bug	<p>[EEP] Ftfc_Eep_Ip_Erase uses an unaligned variable<*></p> <p>Detailed description (how to reproduce it): Invoke Ftfc_Eep_Ip_Erase() with a PageSize of FTFC_EEP_IP_PAGE_LONGWORD (4 bytes).</p> <p>Preconditions: The CPU does not accept unaligned accesses to RAM. EraseValue is stored at an unaligned address (in .rodata).</p> <p>Test Case ID (internal TC that caught the defect) optional: example test S32K118</p> <p>Observed behavior: If FTFC_EEP_IP_ALIGNED_RAM_ACCESS == STD_ON a DevAssert trap is caught. Else, a hard fault is generated.</p> <p>Expected behavior: Erase operation executes successfully.</p> <p>SWS_Eep_00020 The Eep module shall execute the erase job asynchronously within the Eep module's job processing function. The Eep module shall erase an EEPROM block starting from EepromAddress EEPROM base address of size Length. The function Eep_Erase checks the API parameters according to requirements SWS_Eep_00016, SWS_Eep_00017, SWS_Eep_00018. The function Eep_Erase checks the EEPROM state according to requirement SWS_Eep_00033.</p> <p>Proposed solution optional: EraseValue variable should be moved in an aligned memory section.</p>
ARTD-14406	Bug	<p>[ETH] Eth_ProvideTxBuffer returns BUFREQ_E_OVFL in a specific case<*></p> <p>Detailed description (how to reproduce it):</p>

ID	Subtype	Headline and Description
		<p>In case, configure one buffer, release this buffer after transmitting it then using Eth_ProvideTxBuffer to provide another buffer with a length longer than the length transmitted, this function will return BUFREQ_E_OVFL</p> <p>Preconditions: [...]</p> <p>Test Case ID (internal TC that caught the defect) optional: Eth_TC_FCT_0156</p> <p>Observed behavior: [...]</p> <p>Expected behavior: [...]</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-14411	New Feature	<p>New Feature</p> <p>[ADC] Add note in documentation that users must read results from callback to clear the interrupt flag ,,Detailed description (how to reproduce it): Init Ip_Adc with SW trigger source Call function Adc_Ip_EnableChannelNotification() set AIEN bit.</p> <p>Preconditions: [...]</p> <p>Test Case ID (internal TC that caught the defect) optional: Ip_Adc_TC_0101.c</p> <p>Observed behavior: When config SW trigger source. Configure SC1A register. AIEN bit is set. COCO bit is set. => always run Adc_Ip_IRQHandler(). COCO bit not clear.</p> <p>Expected behavior: COCO bit clear when config SC1A register. Read data in notification when use SW trigger Ip_Adc</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]"</p>
ARTD-14412	New Feature	<p>New Feature</p> <p>[CRYPTO]Note in UM about main function called during a asynchronous command with interrupt enabled ,,NewWorkDescription: A note must be added in the User Manual to make the user aware of the fact that the main function (Csec_Ip_MainFunction) must not be called after requesting asynchronous service with interrupt enabled because it may lead to requesting a CSEc command during the execution of another CSEc command which is not allowed by the CSEc.</p> <p>Requirement source: NA (e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional: Add a note in UM about main function usage."</p>
ARTD-14416	Bug	<p>[RM] Test Example K1xx : Fix typo in readme.txt and description.txt<*></p>

ID	Subtype	Headline and Description
		<p>Detailed description (how to reproduce it):</p> <ol style="list-style-type: none"> 1. Please fix the typo in the file: readme.txt and description.txt in example (more detail in attached file). 2. Wrong resource s32k144_lqfp64 => Change to s32k144_lqfp100 <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: [...]</p> <p>Expected behavior: Fix the typo in the file readme.txt and description.txt</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-14417	Bug	<p>[ADC] Disable ADC interrupt when streaming linear hardware trigger group is in ADC_STREAM_COMPLETED state<*></p> <p>Detailed description (how to reproduce it): Streaming linear hardware trigger group might have further notifications after ADC_STREAM_COMPLETED since ADC interrupt is not disabled</p> <p>Preconditions: NA</p> <p>Test Case ID (internal TC that caught the defect) optional: NA</p> <p>Observed behavior: NA</p> <p>Expected behavior: NA</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: Disable AIEN when hardware streaming linear group is in ADC_STREAM_COMPLETED state</p>
ARTD-14430	Bug	<p>[RM] Test Example S32K1xx : Fix typo in src/main.c<*></p> <p>Detailed description (how to reproduce it): Please fix typo in src/main.c (All examples). Detail in attachment.</p> <p>Preconditions: [...]</p> <p>Test Case ID (internal TC that caught the defect) optional: [...]</p> <p>Observed behavior: [...]</p> <p>Expected behavior: [...]</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional: [...]</p>
ARTD-14435	Bug	<p>[Example][i2c] Fix example run fail on S32K118 EvB<*></p>

ID	Subtype	Headline and Description
		<p>Detailed description (how to reproduce it):</p> <p>[...]</p> <p>Stuck in Port_Ip_Init function</p> <p>!image-2021-07-28-14-19-08-534.png!</p> <p>!image-2021-07-28-14-18-43-312.png!</p> <p>Preconditions:</p> <p>[...]</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>[...]</p> <p>Observed behavior:</p> <p>[...]</p> <p>Expected behavior:</p> <p>[...]</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>[...]</p>
ARTD-14434	New Feature	<p>New Feature</p> <p>[FLS][S32K148_RTM100] Fls driver shall check type of sector prior to call Cache_Ip_InvalidateByAddr</p> <p>„NewWorkDescription:</p> <p>After (might be) some update from MCL for Cache_Ip_InvalidateByAddr. It make different at least in timing aspect to Invalidating Cache, it lead to unexpected result if call Cache_Ip_InvalidateByAddr in case sectors to test is DATA SECTOR, which is non-cacheable .</p> <p>Requirement source:</p> <p>[...]</p> <p>(e.g.cPRD,gMRD, Customer Request, Quality, ASR SWS, RM.pdf, Errata.pdf...)</p> <p>Proposed solution optional:</p> <p>It 's better if driver can be check type of Sector to test , and allow Invalidate Cache whether node FlsSynchronizeCache is being set or not."</p>
ARTD-14455	Bug	<p>[EEP] Eep_Write is affected by EEP_ASYNC_ERASE_OPERATIONS_ENABLED<*></p> <p>Detailed description (how to reproduce it):</p> <p>Request a write job then wait for it to complete.</p> <p>Preconditions:</p> <p>EEP_ASYNC_ERASE_OPERATIONS_ENABLED == STD_OFF</p> <p>EEP_ASYNC_WRITE_OPERATIONS_ENABLED == STD_ON</p> <p>Observed behavior:</p> <p>Eep_GetJobResult always returns MEMIF_JOB_PENDING.</p> <p>Expected behavior:</p> <p>The Write operation ends within a determinate time period.</p> <p>Req ID: _SWS_Eep_00015</p> <p>The Eep module shall execute the write job asynchronously within the Eep module's job processing function. During job processing the Eep module shall write a data block of size Length from DataBufferPtr to EepromAddress EEPROM base address.The function Eep_Write checks the API parameters according to requirements SWS_Eep_00016, SWS_Eep_00017, SWS_Eep_00018.The function Eep_Write checks the EEPROM state according to requirement SWS_Eep_00033.</p> <p>Proposed solution optional:</p> <p>Fix the typo in the Eep_ProcessWriteJob function.</p>
ARTD-14446	Bug	

ID	Subtype	Headline and Description
		<p>[EEP][Example] Update .mex and .xdm file for example S32K118<*></p> <p>Detailed description (how to reproduce it): Current .mex and .xdm file for S32K118 example is applied for LQFP64 CPU. Preconditions: N/A Test Case ID (internal TC that caught the defect) optional: N/A Observed behavior: Current .mex and .xdm file for S32K118 example is applied for LQFP64 CPU. Expected behavior: .mex and .xdm file for S32K118 example shall be applied for LQFP48 CPU. Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: Update configuration files</p>
ARTD-14456	Bug	<p>[EEP] Update generate code to remove warning checkDef<*></p> <p>Detailed description (how to reproduce it): CheckDef reports EEP_CONFIG_PB multi defined. Preconditions: N/A Test Case ID (internal TC that caught the defect) optional: N/A Observed behavior: CheckDef reports EEP_CONFIG_PB multi defined. Expected behavior: CheckDef shall not report EEP_CONFIG_PB multi defined. Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: #define EEP_CONFIG_EXT \n [!IF "var:defined('postBuildVariant')"]![!// [!LOOP "variant:all()"]![!// EEP_CONFIG_[!"."]_PB \n [!ENDLOOP!][!// [!ELSE!][!// EEP_CONFIG_PB [!ENDIF!]</p>
ARTD-14465	Bug	<p>[Platform] Variable do not used in Platform_lpw.c<*></p> <p>Detailed description (how to reproduce it): To build the example Wdg_example_S32K118, execute the following command to build: make build In Platform_lpw.c: warning: variable 'ret' set but not used [-Wunused-but-set-variable] 151 Std_ReturnType ret = (Std_ReturnType)E_OK; Preconditions: [...] Test Case ID (internal TC that caught the defect) optional: [...] Observed behavior: Update Platform_lpw.c !image-2021-07-29-10-25-57-142.png! Expected behavior:</p>

ID	Subtype	Headline and Description
		<p>Building code hasn't warning</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>[...] - aa</p>
ARTD-14469	Bug	<p>[S32K1xx][RTM_100][Port] Examples have warnings after generating source configuration<*></p> <p>Detailed description (how to reproduce it):</p> <p>Use EBT with license for examples code, then install +SW32K1_RTD_4.4_1.0.0_D2107.exe of B210726.</p> <p>Access Port examples in Port_plugins, configurate file +project_parameters.mk with your pc's paths and use cmd command to clean and generate the source configuration code</p> <p>Observed behavior:</p> <p>After generating source configuration for the example, this warning occurs:</p> <p>!image-2021-07-29-10-39-31-627.png width=853,height=434!</p> <p>Expected behavior:</p> <p>Neither errors nor warnings occur after finishing generating</p>
ARTD-14555	Bug	<p>[CAN][example] Wrong pin package for CT examples on S32K118<*></p> <p>Detailed description (how to reproduce it):</p> <p>The example CAN_Example_S32K118 and FlexCAN_Example_S32K118 have wrong pin package.</p> <p>Preconditions:</p> <p>NA</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>CAN_Example_S32K118</p> <p>FlexCAN_Example_S32K118</p> <p>Observed behavior:</p> <p>Currently the pin package for these example is S32K118_LQFP*64</p> <p>Expected behavior:</p> <p>Expected pin package: S32K118_LQFP*48</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p> <p>Proposed solution optional:</p> <p>[...]</p>
ARTD-14557	Bug	<p>[LIN] - Examples on s32k118 have the wrong pin package for EBT<*></p> <p>Detailed description (how to reproduce it):</p> <p>For the ebt example the pin package is wrong.</p> <p>Preconditions:</p> <p>[...]</p> <p>Test Case ID (internal TC that caught the defect) optional:</p> <p>[...]</p> <p>Observed behavior:</p> <p>[...]</p> <p>Expected behavior:</p> <p>Use the S32K118_LQFP48 pin package for these examples</p> <p>Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.)</p>

ID	Subtype	Headline and Description
		Proposed solution optional: [...]
ARTD-14653	Bug	<p>[CRYPTO]Cancel timeout is not counter dependent<*></p> <p>Detailed description (how to reproduce it): Preprocessor if evaluates the check on dummy counter true even if the selected counter is different. !image-2021-08-02-18-20-14-170.png! Because the values for counter types are enums at pre processing time, OSIF_COUNTER_DUMMY and CSEC_IP_TIMEOUT_OSIF_COUNTER_TYPE are treated as defines with value 0. !image-2021-08-02-18-20-54-370.png! The check over the dummy counter always returns true so CSEC_IP_CANCEL_CMD_TIMEOUT_U32 always takes the bigger value. Preconditions: NA Test Case ID (internal TC that caught the defect) optional: NA Observed behavior: CSEC_IP_CANCEL_CMD_TIMEOUT_U32 always takes the bigger value. Expected behavior: CSEC_IP_CANCEL_CMD_TIMEOUT_U32 depends on the counter type. Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional: Move the definition of CSEC_IP_CANCEL_CMD_TIMEOUT_U32 in the Csec_Ip_Cfg.h at generation time. Use strCounterType variable to determine which counter was configured and define the CSEC_IP_CANCEL_CMD_TIMEOUT_U32 with the proper value based on the configured counter.</p>
ARTD-14699	Bug	<p>[EEP]Warning when generate example for EBT<*></p> <p>Detailed description (how to reproduce it): Generate project example project for s32k118, s32k144, s32k144w and s32k148 on EBT use cmd : "make generate " Preconditions: N/A Test Case ID (internal TC that caught the defect) optional: N/A Observed behavior: warning happened: WARNING 21-08-04, 14:58:55 (1055) Removed node "EepCompareApi": The schema does not define a parameter with name "EepCompareApi" in container "/TS_T40D2M10I0R0/Eep/AutosarExt". Expected behavior: No warning wen generate , build also. Note: in the "Expected behavior" field, please mention also the requirement source too (cPRD, Errata version, RM, CR number etc.) Proposed solution optional:</p>

Legal information

Definitions

Draft — A draft status on a document indicates that the content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included in a draft version of a document and shall have no liability for the consequences of use of such information.

Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information. NXP Semiconductors takes no responsibility for the content in this document if provided by an information source outside of NXP Semiconductors.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms and conditions of commercial sale of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product is suitable and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at <https://www.nxp.com/profile/terms>, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

Suitability for use in automotive applications — This NXP product has been qualified for use in automotive applications. If this product is used by customer in the development of, or for incorporation into, products or services (a) used in safety critical applications or (b) in which failure could lead to death, personal injury, or severe physical or environmental damage (such products and services hereinafter referred to as "Critical Applications"), then customer makes the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, safety, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP. As such, customer assumes all risk related to use of any products in Critical Applications and NXP and its suppliers shall not be liable for any such use by customer. Accordingly, customer will indemnify and hold NXP harmless from any claims, liabilities, damages and associated costs and expenses (including attorneys' fees) that NXP may incur related to customer's incorporation of any product in a Critical Application.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from competent authorities.

HTML publications — An HTML version, if available, of this document is provided as a courtesy. Definitive information is contained in the applicable document in PDF format. If there is a discrepancy between the HTML document and the PDF document, the PDF document has priority.

Translations — A non-English (translated) version of a document, including the legal information in that document, is for reference only. The English version shall prevail in case of any discrepancy between the translated and English versions.

Security — Customer understands that all NXP products may be subject to unidentified vulnerabilities or may support established security standards or specifications with known limitations. Customer is responsible for the design and operation of its applications and products throughout their lifecycles to reduce the effect of these vulnerabilities on customer's applications and products. Customer's responsibility also extends to other open and/or proprietary technologies supported by NXP products for use in customer's applications. NXP accepts no liability for any vulnerability. Customer should regularly check security updates from NXP and follow up appropriately.

Customer shall select products with security features that best meet rules, regulations, and standards of the intended application and make the ultimate design decisions regarding its products and is solely responsible for compliance with all legal, regulatory, and security related requirements concerning its products, regardless of any information or support that may be provided by NXP.

NXP has a Product Security Incident Response Team (PSIRT) (reachable at PSIRT@nxp.com) that manages the investigation, reporting, and solution release to security vulnerabilities of NXP products.

NXP B.V. — NXP B.V. is not an operating company and it does not distribute or sell products.

Trademarks

Notice: All referenced brands, product names, service names, and trademarks are the property of their respective owners.

NXP — wordmark and logo are trademarks of NXP B.V.

Contents

1	Getting Started	1
1.1	Package content	1
1.2	Installation Design Studio	1
1.3	Installation EB Tresos	1
2	Release Specifics	2
2.1	Release Details	2
2.2	Used Documentation	3
2.3	Supported Derivatives	3
2.4	Modules Configuration	4
2.5	Support and Driver Plugins Delivered	5
2.6	Module Plugin Folder Structure	7
2.7	Compiler Options	8
2.8	Examples and Demos	8
3	Known Issues for S32K1 RTD 3.0.0	8
3.1	Known Issues for 3.0.0	8
4	Changes List for S32K1_M24x RTD 3.0.0	10
4.1	Change List for 3.0.0	10
4.2	Change List for 2.0.0 P01	116
4.3	Change List for 2.0.0	122
4.4	Change List for 1.0.1	214
4.5	Change List for 1.0.0	274
	Legal information	394

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.
