분류번호: 2020-2-4108-03

Design of 32-bit FPU by Posit Number Format and Application in Embedded Systems

Hyun Woo Oh, Seung Hun Kim and Seung Eun Lee




Dept. of Electronic and IT Media Engineering Seoul National University of Science and Technology



Abstract

Nowadays, floating-point arithmetic has been a big part of many areas such as machine learning and 3D graphics. IEEE 754 is most common in floating-point computations. However, IEEE 754 has a limitation of range and precision because of the fixed length of exponent bits and fraction bits. Posit is an alternative to IEEE 754 to deal with these limitations. Posit, unlike IEEE 754, has variable width of exponent bits and fraction bits. In this work, we designed the arithmetic unit that operates calculation between 32-bit posit numbers, and the coprocessor of MIPS processors to be compatible with MIPS's floatingpoint instructions. Finally, we demonstrated our design on a fieldprogrammable gate array(FPGA).



[Binary format of posit number]

 $N = -1^{s} \times 2^{2^{es} \times k + e} \times f$ [Number expression of posit number system]

: Sign bit (0 or 1) S

$$k$$
: $k = \begin{cases} k = -1 \times n_r & (r = 0) \\ k = n_r - 1 & (r = 1) \end{cases}$, $n_r = bitwidth\ of\ r$


: Width of the exponent bits. es

: Number value of exponent bits. $e=0\sim 2^{es}-1$


 $f = 1.f_1f_2f_3f_4...(2)$: Fraction bits.


range of posit (32-bit, es=3) $:-2^{248} \sim 2^{240}$ $: 0 \sim 26 \ bits$ precision of posit (32-bit, es=3)

MIPS Floating-Point Instructions



System Architecture





[Posit arithmetic unit architecture]

PAU consists of four stages called Split, Calculate, Select, and Merge.

Split

- Decodes each two posit (32-bit, es=3) inputs to sign bit, 10 exponent bits, and 26 fraction bits, a total of 37 bits.
- Passes decoded data to each Calculate stage modules.

Calculate

- Computes from input data and passes 37-bit result to Select stage.
- SQRT computes by iterating four times of the formula below.

$$x_{n+1} = \frac{1}{2} \left(x_n + \frac{a}{x_n} \right), \qquad \begin{cases} a = input \\ x_1 = 1 \end{cases}$$

Select

• Selects the result from the Calculate stage modules that matches the current instruction code and passes result to Merge stage.


Merge

- Encodes the 37-bit data from **Select** stage to posit (32-bit, es=3).
- Selects and Outputs the correct data from posit data and integer data.


Demonstration

Demonstration Flow


- Compile and build test program through mips-elf-gcc compiler
- Upload compiled binary to FLASH memory of FPGA board through JTAG and PC upload program
- Check the result of the test program through a serial interface and PC



[Entire architecture of processor]




Test Program



[Functionality Test]

- Runs the codes including FPU instructions
- Runs through posit arithmetic
- ✓ Shows the result of the majority of FPU instructions by hexadecimal and real representation



- ✓ Simple timer ✓ Runs through posit arithmetic from FPU instructions
- ✓ Iterates the specific codes ✓ Checks the execution time

✓ Set the number of times to iterate

- ✓ Operates by counter peripheral