
Homework 1

Due Day: 4/14

Consider a system consisting of 3 input ports and 3 output ports as shown below.



Each input port represents a 4-bit positive binary number. Each output port contains only 1 bit. Output ports will indicate which input port has minimum value. The functions of the system are shown below.

Input Ports	Output Ports
There is only one minimum value.	A_min=1; B_min=C_min=0;
$A=\min\{A,B,C\}$	
There is only one minimum value.	B_min=1; A_min=C_min=0;
B=min{A, B, C}	
There is only one minimum value.	C_min=1; A_min=B_min=0;
C=min{A, B, C}	
Other cases	A_min= B_min= C_min=0;

Write a VHDL code to implement the system using Quartus II. Your project report should include the following items.

- 1. the Quartus II **project file** containing the **VHDL code** of the system,
- 2. the ppt or word files containing the simulation results and the corresponding discussions.

The next page shows the reference test data and the resulting waveform diagram after simulation. You can change the test input values yourself.

