


```
Unsigned, N 5th Base B 61C
EO, 2N-17[0, BN-1]
                                                          Wibi - 210
 Branch - conditional
 beg, bie, bit, bge
                                                          Mebi - 220
                                                                            Biased, N bits, bias B
                                                         Gibi - 230
 abrounch instra ars 1 > ars 7 > alabels
                                                                            [0+B, 2 ~-1 +B]
                                                         Tebi - 240
                                  must reston!
Jup jr ra
     by jump back to register raf sp, gp, gp, so-sil
                                                         Pebi - 200
                                                                            Two Complement
                                                                            -to negate: flip all bits and add 1
                                                         Exsi - 260
    jal ra, «label»
                                                         zebi - 270
                                       Save a0-
                                                                             [-2N-1 2N-1]
     Us saves next line of instruction's
                                            40-46,
                                                         4051 - 280
                                                                             Binary good for computers because
        address at ra
     is groups to label, comes back to rq.
                                                                             less garbled than higher radix
signals - more distance setmen
                                                         216: 210.26
                               slli -shift left immediate
                                                           - Ki 64
                                                                             valid signals.
                               slli rd, rs 1, imm
                                                          261, 200. 21
                                                                            Hex is shorthand for sinary
LOOP
                               yrd = rs1 << imm
Loop'. cbranch > ... < lasel >
                                                              , ei · 2
                                s111 x11, x12, 2
                                                                             To flip bots of n:
                                                         2 Ki= 210.21
                                      x4= x12 << 2
                                                               · 2"
                                                                                   n XOR OXFFF
                                 insert zeros
< label>
                                                          16Mi = 220.24
                                                                             Bitwise Operations:
Iw/sw
                                                               = 227
IN codest > < src > eg. In to, 4(50) = to = memory of s0+4
                                                                              and &
SW e from > eg. sw &0,4(50) => &0 = mem at s0 + 4
                                                                              or
                                                                              Xor A
                                        offset in bytes
                                                                              nut
Sp points to where we are instact.
                                                                             left <<
or cannot vely on sp, gp, fp, saved registers" -a0-a7 are ays or cannot vely on a0-a7 \so-s11 \ -a0, a1 for ret.
                                                                             right >>
                                             Before jal, save a0-a7, 60-66, va
                     1 ra, to-t6
                                              Before jr, restore sp, gp, so-sli
Subtract from sp to create more space and
                                             LUI X10, OXDEADC # = 10 = OXDEADCOOD & med to
add to free space.
                             Add i ×10, ×10, 0×EEF # ×10 = 0×DEADBEEF

Multiples intinao by 4. sign extended

OX IIII EEF => SUSTRACT 1 from UZ
- Stack used to save registers values that may
 be overwritten.
  1 word = 4 bytes.
                                                                  Funct 7 | rs 2 | rs 1 | funct 3 | rd | opcode
  Each register = 32 bits
                          ~ allocate space on stack.
                                                                         20 19 15 14 12 11 76
  FUNCTION CALL
                                                                   im[H:0] 131 func+3/ ralojocode
                                                            Il
 fnc): addi sp, sp, -x // for 4 words
                                                                              5
                                                                                   3
                                                                     offset base width dest LOAD
                                ( how many vars) do
           Sw ra, O(sp)
                                                            LUAD
                                   you need to keep track
                                                                          25 24 20 19 (15) 15 14 12 11
                                                                    inn [4:5] 152 [151 [ funct 3 [inn [4:0]] opcode
            SW 50, 4(sp)
                                                             5:
                                                                              src base width
            # actual function
                                                                                                 cefset STORE
                                                                         30 (From) (to) 25 24 20 19 15 14 12 11
                execution
                                                                      31
   end: add a0, -, ×0 # set vetum value
                                                                    imm [12] imm [10:5] / rs 2 / rs 1 | funct 3 | imm [4:1] | imm[10] oper
            lw ra, ocsp) # restore ra
                                                                      offset = # instructions stripped x 4 by to instruction
            lw so, 4(sp)
                                                                          = x by tes.
            addi sp, sp, x # free space on stack
                                                                               12 11 76 0 imm
                                                                       imm (31/12) | rd | opcode { AUIPC
            ju ra. # veturn to caller
                                                                                                      12 1/7 6 0
                                                                                    21
   In RISC-V, can represent 32 registers because we
                                                                                           20
                                                                        imacro] imacio: 1] imacio] imacio] rd opeade
    have 5 sits for each rs/rd field -> 25 possisilities
                                                                       imm = exact offet in sytes.
    1. 2 bits for rd/rs field = 22 = 4 raysters.
                                                                   Branch - scale in mediate by 2 instead of 4
   I word = 4 bytes = 32 bits
                                                                          -imm = C-4096, 4094] in 2 by to increment
                                                                    Instruction Format'.
                                                                       Store! Imm used as is
: Write afunction in RISC-V": Always end with j'r ra
                                                                       Branch . Imm nottiplied by 2. o gites you brance in
                                                                     to motingtwation.
```



Compiler - Input: High Level language Write Through - update caste, update memory Combinational Logic circuits With Back - update cache until cache block crde, eg. . c -perform function on inputs de de instr Octout: assembly language gets torred. -> update memory. e.g. add then and output result contains pserdo instructi Ditty-cache different from memory Sequential Logic Assembler - Input: Assembly computes elegat

output: Object code, into table AMAT = Time for a hit + Miss rate = miss penalty -store information, input and output updated on flip-flop Cache Miss Header ruses directives Compolson . First time you bring in a block Text - registers -replaces pseudo instructions Data Setup Time - when input must be stable Conflict - data block was in cache, but -produce machine language - creates ubject file. Reluartion different block needed and Symbol before rik edge -2 passes over the program to solve = Forward Reference " Hold Time - when input must be stable Debugging replaced 5 lock associationly CLK-to-Q- how long of takes output to change measured from edge - conflict between blocks 1) remember positions et labels Capacity - all caches lots were full, 2) use label posttrious to generate had to replace data I may code. locking for. references to static data net determined ... of CLK. Symbol - list of items " that are used by Write Allocate - put block inside cache and Curtical Path - path data could flow thru other Eiles No write alleate - write to memory and don't in a circuit thylonus es nelocation - list op items this file needs. Whiter - Imput - Object code files, into tastos longest delay. pul block inside cache. Max Delay - Setup Time + CLK-to-Q+CL output - executable code . out #index bits = log 2 (# blocks / N) resolves references. machine code # blocks = cache size/blacksize Lucider- Input: executable code. Min Pe wood = Max Delay NE N-way set associative output ; prayrum run. # cffset 51ts = log_c block size)
tag bits = total - index - offset Mux Frag = Min Period load pray ram into memory. 1 registers, & entical path Set N-Way 1 register, 1 latency Block To Data lug 2 (Address Spuce) = brts in coldiss Coche Data per row = block size (Lytes) . & bits Execution Steps - Instruction Exten, Therement PC -decode/register read Fully Assocrative - Block placed day inter - execute: calculate address, ALU ops anywhere in cache TOTOTO -memory 'read data (load), wortedata (store - no shalex field, one comparator/ block - register write : write data buck DM - Block gres one place in cache. -# sets = # blocks - prone to more conflict misses 152+ Latercy - time for one instruction to go though pipeline to completion - 1 comparator. N-way - N places Ear block 2 Hstages . clock period -#sets = #blocks / N Throughput - rate at which we can complete AMAT = 4 HH miss rate (12 hot fine + (2 local MR . 12 Miss penalty) instructions per untof time #instr/second = # stages/lateray LZ glubal miss rate = #12 misses / total # accesses e(# L2 misses / # L1 accessor) · (# L/misses / # L1 misses) Hazard -Structural - required resource is busy > 22 instr want 1 resource ell MR. L2 local MR Data - list depends in result from province LI size (bytes) 4 MR= 1tag-which stock is comently in cache slot. memory whip 4 stall G forwarding LZglobal MR: 1 - LZ (size in bytos) index - the cache \$ let / s at Control - branch instr memory in chip offset - where m slock desired data is winstricz) fetched se tone we decrade 4 Kill 2 if branch taken False sharing - only applicable when dert a as branch prediction being accessed by threads are distinct. Sec Instr Clock Gd Seconds = Time = Znstr & clack Cycle 12 local HR. 4 local MR = L2 global HR CPT 10-12 = ps, 10-9 = ns. L2 local MR = 1 - L2 local HR

floaty Point - Bias = 127	1 Calacta	05
Sign Exp Sig.	Cache Columne	
1 8 23 60	MS1	Hardware 3 Kernel 3 Shells Applications
1 8 23 marghering	mudified - into i's changed	-OS is first to start/nn)
Normalizat mary (-1) Sy h. 2[Exp-Bis] 1. sig 2	only in one cache	- finds controls all machine devices
(-1) - 2 · 1. sig 2	Shuhed - info is not modified	Starts services
C-1) sign. 2 Exp-Bins +1. O. sig 2	memory up to date	-loads, was, manages programs
(-1) J. L . O. sig 2	invalved - info not in cache	Ilu interfaces for keyboard, retwork, etc.
Exp sig Meaning openorm	Valid Dirty State	-connectiontral using PCI by
O S Denorm	o o invalid	Processor Action:
1-254 _ Normal	Valid Dirty State O invalid invalid	- Special 1/0 instructions + hardware
255 0 00 255 !O N.N		- Special 210 instructions + hardware - Memory Mappined 210
		of memory contains vyistes to Ilo
AMAT - average time for mem	1 modified	Pollin
= hit time + miss rate.	Court to I Am I'm that	Polly David
= hit time + miss rate. miss penalty Andahis Law	- cannot share intomation that	Devia Registers! Control! OK to read/write?
Amdahis Law	is dirty out. I memory up to date	Data: contoms data
S= To = (1-F) + F	- cannot avoid checking if ofter	Processor reads From control
le Cirty'se,	shared/invalid state	warts for device to set ready Sit 0-7
F = Fraction of program that		loops readily control vay ister until ready
uses enhanced took.	MESI New! Gxclusive	Cost: Poll/s instr/poll = instr/s
data level parallelism	-data not modified	Processor throughput! instal,
- vectorized calculation	-data only in one cache	Rartio: P/7 Contiguors, large blocks per prices makes
- e.g. Intel intrinsics	⇒shared; ≥2 caches have it	Routi's: P/7 [Contiguors, large blocks per process makes Trotemps] Transport
thread level parallelism	(1 other) Valid Dith Shared State	-occurs when 1/0 is ready, needs ortheration
-OpenMP parallel	Valid Dirly Shared State	-occurs when 110 is ready, needs orthertion -interrupt current program
-doesn't automatically	o o invalid	- America control to interrupt handler
applied for	o l invalid	-most acts on N CPU Vector Intempt table-stones locations of different
-50 (125 1410 Interes), 0	1 0 1 shared	internals
private variables -	1 0 modified	· where to go when receiving specials
Availability! MTTF Mean Fail	the between MO ESI	Intempt comes - trap handler
MITF + MITE M	Problem: cannot share data that isn't up todate in	45 contains reper, special register to
= mean time it takes tor IN	habdity main memory	Time-action of servicing intermed in address, etc of intermed to
ATTO THE A LANGE AND A MEET AND A		Trap - action of servicing interrupt or exception by hardware jump to entermpt " or trap handles " cook
for due del to		Exception - must act Now
the state of the s	data also in anoth	
maplifum) - returns now DD by p each element of sre func	they modified - data differs from	- handled like pipeline hazards, but by exception
func	memory, in 1 cache	
Autorop(fire) - each import can so	mapper owned - data differs from	1) Bios: Find storge device and land first sector 2) land herne!
October 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		3) os bord: intialize services, drivers
reducibility (forc) - each key has values nemony, in I cache		4) Invi! launch application that wards for input in loop
shared - data in > 1 cache.		Sys Calls ! Os routine call
		create intempts, 0s handles
reduce (fine) - elevents aggregated regardles of hey	invalid - data not , h coment	Context Surtch : process switching / change application
	Tall L. Lla's MEST	D M A
Write permission necessary, nw through cache	last state council.	- allows opu to do other things
The same of the sa		-controls data transfer from controller's memory to processor's
Atomic read/worte - read/worte on single instruction		- DMA engine countains neglister worthen by (120
		Thromby Derta
Disk Access Time		-cov gets intempt, calls DMA
a seek time + votation time + transfer time + controller overhead		Outgoing
postloning thing to for aret data handshake/machine activator souther to activator transfer ever hand		- COU initiates transfer - Calls DMA to copy data from register to device
Sould Time ' It tracks/2 . time		when to get DMA:
Rutation: time Por 1/2 rotation: Seconds/halfrotation		1) between Ll and CPV
restarion; the few rate		X lose lead to benefits
transfer! Sizel transfer rate		2) between last level cache and mein memory
		no data cache
		X need to manage coherency

VM much Sigger than PM 610 Dependability via Redundancy -runfirmation by depleteding cache -> memory = page size 1) data centers - internet service page -> dist stone 2) rodes - Internet lay 2 (# pages) = Vitt page 6 th ps its more memory => more valid both its page tube 3) dishs -data page - chink of menory/disk with 4) menoy sits -dorta set size Fault - failure ce component VA -> PA Permission Brts | Physical Page Number (PPN) failure - entire syster musable VPN Page page table-determines mapping Sportful Redundancy - rept creed data or check into (r,w, ...) stored in memory cupies " in different places each prices gets own Temporal Admidancy - sending multiple times to enerce conceines I negistar telling hard ware the address of first entry of page table -cach disk tuly deplicated onto mirror -high arailasity can se achieved Protection fault - Page table entry check TLB before page table -without liberated to sigle-disk speed If miss, look at page take row tur virtual page has permission bits - reads may be optimized conseponding to page bits prohibiting requested operation Expensive (most) . 100%. capacity overhead Replace in TLB= invalidate in Page Fault - page table entry For - P contains sun of other disks per stripe much 2 page table virtual page has valid but set - if dist fails, subtract P from sum of other - TLB is invalidated every disks to find mirring thermation 8 9 8 8 to false-entry not in memory process switch RAID 4 Fill In TLB - high 210 rate party TLB tay ITCB index 1 Page offset Vitual Aldress works me 11 For small rends - wate, not a TLB 1) map VPN toPPN small writes (one disk): z) set valid and dily - 1) read other data drises, create new sun tay | PPN Party dish 2) since P has old sun, compare old data to new dorta, exps Hanny ECC OPN - X Eset - even nonser of 1's a D at parties - Ligh 210 rate interlegal painty add number of 1's = 1 at position Ly makes possible helependent works -want party but to get these assigned - Check information is distributed across diste not a single disk is greened for all check to add up to an even number. - land Salance Page offset a log 2 (Page Size) / same for vidual Either O or 1 -can execute independent writes in parallel +15 use block striping Vittval, physical Virtual Address bits = log 2 (VA space) pages are same size 3145 - a sight work can require 2 rends and Physical address bits = log 2 (PA space) 2 writes . VPN: VA - offset -replace large disk dute with cubinet of a mell disk dishes PPN= PA-offset Problem : replacement nakes we link inty worse. 6 Great Idea, Design For Monos law Networks - dedicated disk drive that disk party calculation across -multicone, parallelism, openAP bort-by-bort leve 1 Internet! - failue - will tell you (diskdnies) Abstruction to simplify Design 1) internet protocol sorte -party allows you to Egune out what hoppened Make common case fast 2) world wide web - HTTP Raid 4 - Dependato ity via Redunduncy - liberted by writes toparty -larger block size - more efficient painty - no concurrent independent unity - Memory hicarchy -locality, consistency, false Shared Interconnect! Lot a time dedicatal disk dule for party switched; purs communicate performance via Parallebon / Raid 5 - can we more bandwidth more way, traget from Ato 13 - party net on just one dine Pipeliniy / Prediction - Problem! every write, have to update pairty 5 Kinds of Parallelism disk drive - buttereck to send and receive - Request keel (WSC) -interleave party across drives Send'. - Instruction (Pipeling) -copy data to os buffer - conserver independent wests - Data Level (SIMD) -calculate checkson, stant time -- Patal Tajk Level (Mag Reduce) - readily not an issue -send data to network interface - Thread love (Mutticon, OpenMP) - copy data from network interface to os buffer - calculate checksum ACK P1:1,3,5,7,9 1) OK - send tek, copy data to user P2: 2,3, 6,7, 10,11 address, signal application to continue P4: 45 67 12, 13, 14, 15 2) Not OK - delete message, timer expires, P8 : 8, 9, 10, 11, 12, 13, 14, 15 - 4, 24, 25, ... sender resends application - what does apprexpect to be delivered transport (TCP/IPP) - probable to enter dura reliably delivered notwork (ZD) - how to get from A to B delelish - can I communicate on this I/m connected to physical link - shape of ware form

Losp Unrollig'. less time checking, sherement; more time in slock