

1 Byte = 8 bits.
Machine has 2^{32} bytes.
char: 1 byte float: 4 bytes
int: 4 bytes
pointer: 4 bytes.


Memory Leak - memory hasn't been freed.
1 instruction = 32 bits.

Array/Pointer Equivalence.

$*(p+3) = p[3]$

Return the most significant byte is different from least significant
 $(n >> 8) \wedge n \& 0xFF$

Memory
Code - actual code
Data - statically declared data
Static (global) global vars
Stack - strings usually declared here
local variables
- memory is freed after function call.
char[] var stored here.
- grows down wards
- new data is stored at lesser addresses.
Heap - dynamically allocated data
i.e. malloc'd data
free()



Deadlock - state in which each member of a group of actions waits for some other member to release a lock

Live lock - state of processes involved constantly changes relative to one another. No progress

Concurrency - interweaving of processes to give appearance of simultaneous execution
sharing global resources safely - difficult

lock - method to prevent multiple threads from accessing a resource at the same time

Address $\xrightarrow{*}$ Variable
 $\xleftarrow{\&}$

Pointer: {type} * {name}

Array: {type} arr [length]
↳ allocates space for array's contents

Struct: attributes called members

Access: (*struct). name
struct. → name

Malloc - use when you want data to exist after function call returns.

check for success.

cannot assign [] outside function.

int [] = {} ok
int * = {} not ok.

char[] var1 = "str"
stack stack
char * var2 = "str"
stack static.

Ptr Arithmetic Operator	return	Effect
*p++	*p	$p = p + 1$
*--p	*p-1	$p = p - 1$
++*p	(*p) + 1	$*p = *p + 1$
(*p)++	*p	$*p = *p + 1$

Order of Precedence:

parenthesis → prefix → postfix

index into arrays: arr[index]
*(arr + index)

Initialize arrays: int arr[2]
int arr[] = {1, 2}

realloc (*old ptr, new-size)

calloc (#items, sizeof elem)

mat = (int**) calloc(n, sizeof(int*))
for (int i = 0; i < n; i++) {
mat[i] = (int*) calloc(n, sizeof(int));
}
matrix = int** - pointers of pointers

srl - 0s inserted
sra - sign extension

shamt = shift amount

Machine Instructions are in Code

$x \cdot 0 = 0$
 $x \cdot 1 = x$
 $x \cdot x = x$
 $x \cdot y = y \cdot x$
 $(xy)z = x(yz)$
 $x(y+z) = xy + xz$
 $x+y = y+x$
 $x \cdot y = \overline{x+y}$
 $x + \overline{x} = 1$
 $x + 1 = 1$
 $x + 0 = x$
 $x + x = x$
 $x + y = y + x$
 $(x+y) + z = x + (y+z)$
 $x + yz = (x+y)z$
 $x + yz = (x+y)z$
 $x + yz = (x+y)z$

$1 \text{ GHz} = 1 \text{ ns}$
 $1 \text{ MHz} = 1000 \text{ ns}$
 $1 \text{ GHz} = 1000 \text{ ps}$
 $1 \text{ MHz} = 1,000,000 \text{ ps}$

$P = \frac{1}{H_z}$
 $S = \frac{1}{H_z}$
 pico: 10^{-12}
 nano: 10^{-9}
 $H_z = \text{Instructions per second}$

2's complement.
 - 2's \leftrightarrow +
 - invert
 - add one
 Do not
 0 and
 1 or same = 0
 10 xor diff = 1
 2^{2^n} n-input logic gates

$\text{NAND} \rightarrow \text{AND} = \text{XOR}$
 $\text{OR} \rightarrow \text{AND} = \text{XOR}$

Load instruction takes longest in single cycle CPU.
 Memory stage takes longest in pipelined CPU.

jal uses RegWEn.



	BrEq	PCSel	ImmSel	BrUn	ASel	BSel	MemWEn	RegWEn	WBSEL
add	X	+4	X	X	Reg	Reg	Read	1	ALU
ori	X	+4	I	X	Reg	Imm	Read	1	ALU
lw	X	+4	S	X	Reg	Imm	Read	0	Mem
sw	X	+4	S	X	Reg	Imm	Write	0	X
beg	1	ALU	SB	X	PC	Imm	Read	0	X
jal	X	ALU	UJ	X	PC	Imm	Read	1	PC+4

Datapath forwards to ALU
 Comparison is in execute stage.
 branch - half words (immediate).
 1 byte = 8 bits.

31 30 23 22 0
 S | Exponent | Significand
 1 8 bits 23 bits
 $(-1)^S \cdot (1 + \text{significand}) \cdot 2^{\text{Exp}-127}$
 Denormalized - $(-1)^S \cdot 0.\text{significand} \cdot 2^{\text{Exp}-126}$

Exponent	Mantissa	Meaning
0x00	0	0
0x00	non-zero	\pm Denorm num
0x01 - 0xFF	anything	\pm Norm Num
0xFF	0	$\pm \infty$
0xFF	non-zero	NaN.

Kibi - 2^{10}
 Mibi - 2^{20}
 Gibi - 2^{30}
 Tebi - 2^{40}
 Pebi - 2^{50}
 Exbi - 2^{60}
 Zebi - 2^{70}
 Ybi - 2^{80}
 Unsigned, N bits, Base B
 $[0, B^N - 1]$
 Biased, N bits, base 2
 $[0 + B, 2^N - 1 + B]$
 Two's Complement
 $[-2^{N-1}, 2^{N-1} - 1]$



Combinational Logic circuits

- perform function on inputs
e.g. add them and output result
- ALU

Sequential Logic

- store information, input and output updated on flip-flop
- registers

Setup Time - when input must be stable before CLK edge

Hold Time - when input must be stable after CLK edge.

CLK-to-Q - how long it takes output change, measured from edge of CLK.

Critical Path - path data could flow thru in a circuit that causes longest delay.

Max Delay = Setup Time + CLK-to-Q + CL delay

Min Period = Max Delay

Max Freq = $\frac{1}{\text{Min Period}}$

↑ registers, ↓ critical path

↑ registers, ↑ latency

Execution Steps

- instruction fetch, increment PC
- decode/register read
- execute: calculate address, ALU ops
- memory: read data (load), write data (store)
- register write: write data back

Latency - time for one instruction to go through pipeline to completion
= #stages * clock period

Throughput - rate at which we can complete instructions per unit of time
= #stages/latency #instr/second

Hazard -

Structural - required resource is busy
→ 2 instr want 1 resource

Data - instr depends on result from prev instr
→ stall

→ forwarding

Control - branch instr

→ instr (2) fetched before we decide

→ kill 2 if branch taken

→ branch prediction

Time = $\frac{\text{Instr}}{\text{Program}} \cdot \frac{\text{Clock Cycles}}{\text{Instr}} \cdot \frac{\text{Seconds}}{\text{clock cycle}} = \frac{\text{Sec}}{\text{Program}}$

CPI

$10^{-12} = \text{ps}$, $10^{-9} = \text{ns}$.

Write Through - update cache, update memory

Write Back - update cache until cache block gets tossed. → update memory.

Allocate gets tossed. → update memory.

Dirty - cache different from memory

AMAT = Time for a hit + Miss rate * miss penalty (cycles)

Cache Miss

Compulsory - first time you bring in a block

Conflict - data block was in cache, but different block needed and replaced block

Capacity - all cache slots were full, had to replace data I was looking for.

Write Allocate - put block inside cache and perform write hit action.

No write allocate - write to memory and don't put block inside cache.

#index bits = $\log_2(\# \text{ blocks} / N)$

blocks = cache size / block size

$N = N\text{-way set associative}$

offset bits = $\log_2(\text{block size})$

tag bits = total - index - offset

$\log_2(\text{Address Space}) = \text{bits in address}$

Cache Data per row = block size (bytes) * 8 bits

byte.

Cache

Fully Associative - Block placed anywhere in cache

- no index field, one comparator/block

DM - Block goes one place in cache.

- #sets = #blocks - prone to more conflict misses

- 1 comparator.

N-way - N places for block

- #sets = #blocks / N

- N comparators

AMAT = $L1 \text{ Hit time} + L1 \text{ Miss rate} (L2 \text{ hit time} + L2 \text{ local MR} \cdot L2 \text{ Miss penalty})$

$L2 \text{ global miss rate} = \frac{\#L2 \text{ misses}}{\text{total } \# \text{ accesses}} = \left(\frac{\#L2 \text{ misses}}{\#L1 \text{ accesses}} \right) \cdot \left(\frac{\#L1 \text{ misses}}{\#L1 \text{ misses}} \right)$

= $L1 \text{ MR} \cdot L2 \text{ local MR}$

tag - which block is currently in cache slot.

index - the cache slot/set

offset - where in slot desired data is

False sharing - only applicable when data being accessed by threads are distinct.

$L2 \text{ local MR} \cdot L1 \text{ local MR} = L2 \text{ global MR}$

$L2 \text{ local MR} = 1 - L2 \text{ local HR}$

Compiler - Input: High Level language code, e.g. C

Output: assembly language, contains pseudo instructions

Assembler - Input: Assembly code, e.g. `add r1, r2, #1`

Output: Object code, into tables

Header - uses directives

Text - replaces pseudo instructions

Data - produces machine language

Relocation - creates object file.

Symbol - 2 passes over the program to solve "Forward Reference"

1) remember positions of labels

2) use label positions to generate code.

References to static data not determined...

Symbol - list of "items" that are used by other files

Relocation - list of items this file needs.

Linker - Input: Object code files, info tables


Output: Executable code, out

resolves references, machine code

Loader - Input: executable code.

Output: program run.

Load program into memory.



$L1 \text{ MR} = 1 - \frac{L1 \text{ size (bytes)}}{\text{memory in chip}}$

$L2 \text{ global MR} = \frac{1 - L2 \text{ (size in bytes)}}{\text{memory in chip}}$

Adding a register changes exact sequence of outputs. | Strong Scaling - increase number of processors

Floatig Point - Bias = 127

Sign Exp Sig.

1 8 23

Normalized
(-1) Sign, 2^{Exp-Bias}, 1. Sig

Denorm
(-1) Sign, 2^{Exp-Bias+1}, 0. Sig

Exp	Sign	Meaning
0	-	Denorm
1-254	-	Normal
255	0	∞
255	1	NaN

AMAT - average time for mem access
= hit time + miss rate · miss penalty

Andahls Law

$$S = \frac{T_0}{T_e} = \frac{1}{(1-F) \cdot \frac{F}{S_e}}$$

F = Fraction of program that uses enhanced task.

data level parallelism

- vectorized calculation
- e.g. Intel intrinsics

thread level parallelism

- OpenMP
- parallel
- doesn't automatically split threads
- parallel for
- splits into threads, own private variables

Availability: $\frac{MTTF}{MTTF+MTTR}$

MTTF = mean time it takes for one disk to fail

MTTR = mean time it takes for one disk to repair

map(func) - returns new DD by passing each element of src thru func

flatMap(func) - each input can be mapped to 0 or more output

reduceByKey(func) - each key has values aggregated according to func

reduce(func) - elements aggregated regardless of key

Write permission necessary in write through cache.

Atomic read/write

- read/write in single instruction

Disk Access Time

seek time + rotation time + transfer time + controller overhead

positioning

time to wait

data transfer

handshake/machine overhead

Seek Time: # tracks / 3 · time

Rotation: time for 1/2 rotation: $\frac{1}{2}$ seconds / half rotation

transfer: size / transfer rate

Cache Coherence

MSI

modified - info is changed only in one cache

shared - info is not modified in ≥ 1 caches memory up to date

invalid - info not in cache

Valid	Dirty	State
0	0	invalid
0	1	invalid
1	0	shared
1	1	modified

- cannot share information that is dirty until memory up to date
- cannot avoid checking if other caches have information in shared/invalid state

MESI

New: Exclusive

- data not modified

- data only in one cache

⇒ shared: ≥ 2 caches have it (1 other)

Valid	Dirty	Shared	State
0	0	0	invalid
0	0	1	invalid
0	1	0	invalid
0	1	1	invalid
1	0	0	exclusive
1	0	1	shared
1	1	0	modified
1	1	1	error

MOESI

Problem: cannot share data that isn't up to date in main memory

New: Owned

→ data is modified and cache responsible for updating main memory
→ data also in another cache

modified - data differs from memory, in 1 cache
owned - data differs from memory, in 1 cache
exclusive - data is same as memory, in 1 cache
shared - data in ≥ 1 cache, data may (not) be same as in memory
invalid - data not in current cache

Truth table: same as MESI, last state owned.

OS

Hardware { Kernel } shells } Applications

- OS is first to start/run
- finds controls all machine devices
- starts services
- loads, runs, manages programs

I/O interfaces for keyboard, network, etc.

- connect/control using PCI bus

Processor Action:

- Special I/O instructions + hardware
- memory mapped I/O
→ memory contains registers for I/O

Polling

Device Registers:

Control: OK to read/write?

Data: contains data

Processor reads from control

waits for device to set ready bit 0 → 1
loops reading control register until ready

Cost: $\text{poll/s} \cdot \text{instr/poll} = \text{instr/s}$

Processor throughput: instr/s

Ratio: P/T Configured, large blocks per process makes memory fragmented

Interrupt

- occurs when I/O is ready, needs attention

- interrupt current program
- transfer control to interrupt handler
- must act soon

CPU Vector Interrupt Table - stores locations of different interrupts

- where to go when receiving specific interrupt

Interrupt comes - trap handler

↳ contains type, special register to

contain return address, etc of interrupt

Trap - action of servicing interrupt or exception by hardware jump to "interrupt" or "trap handler" code

Exception - must act now

- can have at any/all pipeline stages

- handled like pipeline hazards, but by exception handler

Boot

- 1) BIOS: find storage device and load first sector
- 2) load kernel
- 3) OS boot: initialize services, drivers
- 4) Init: launch application that waits for input in loop

Sys Calls: OS routine call

- create interrupts, OS handles

Context Switch: process switching/change application

DMA

- allows CPU to do other things
- controls data transfer from controller's memory to processor's memory
- DMA engine contains register written by CPU

Incoming Data

- CPU gets interrupt, calls DMA

Outgoing

- CPU initiates transfer
- calls DMA to copy data from register to device

When to put DMA:

- 1) between L1 and CPU
✓ cache coherency fine
X lose locality benefits
- 2) between last level cache and main memory
✓ no data cached
X need to manage coherency

VM

2 page offset bits = page size
 $\log_2(\# \text{ pages}) = \text{virt page bits}$
 page - chunk of memory/disk with set size
 VA \rightarrow PA

page table - determines mapping stored in memory
 each process gets own
 register telling hardware the address of first entry of page table

Protection Fault - Page table entry for virtual page has permission bits prohibiting requested operation

Page Fault - page table entry for virtual page has valid bit set to false - entry not in memory

Fill in TLB

- write, not in TLB
- 1) map VPN to PPN
- 2) set valid and dirty

Manly ECC

- even number of 1's at position
- odd number of 1's - 1 at position
- want parity bit to get those assigned to add up to an even number.
- Either 0 or 1.

Page offset = $\log_2(\text{Page Size})$ / Same for virtual + physical

Virtual Address bits = $\log_2(\text{VA space})$
 Physical address bits = $\log_2(\text{PA space})$
 Virtual, physical pages are same size

VPN = VA - offset
 PPN = PA - offset

VM much bigger than PM


Cache \rightarrow memory
 page \rightarrow disk

so less more memory \Rightarrow more valid bits in page table

VPN	Page Valid	Permission Bits (r, w, ...)	Physical Page Number (PPN)
-----	------------	-----------------------------	----------------------------

check TLB before page table
 If miss, look at page table row corresponding to page bits

- Replace in TLB \Rightarrow invalidate in page table
- TLB is invalidated every process switch



Dependability via Redundancy

- confirmation by duplicating
- 1) data centers - internet service
- 2) routes - internet
- 3) disks - data
- 4) memory bits - data

Fault - Failure of component
 Failure - entire system unusable

Spatial Redundancy - replicated data or check info "copies" in different places

Temporal Redundancy - sending multiple times to ensure correctness

RAID 1

- Each disk fully duplicated onto mirror
- high availability can be achieved
- writes limited to single-disk speed
- reads may be optimized
- Expensive (most) - 100% capacity overhead

RAID 3

- P contains sum of other disks per stripe mod 2
- If disk fails, subtract P from sum of other disks to find missing information

1	1	1	1
0	1	0	1
1	0	1	0
0	0	0	0

RAID 4

- high I/O rate parity
- works well for small reads
- Small writes (one disk):
- 1) read other data disks, create new sum and write to parity disk
- 2) since P has old sum, compare old data to new data, add difference to P

RAID 5

- high I/O rate independent parity
- makes possible independent writes
- Check information is distributed across disks, not a single disk is queried for a 11 check
- Load Balance
- can execute independent writes in parallel
- XOR

4, 5 use block striping

3, 4, 5 - a single write can require 2 reads and 2 writes.

- replace large disk drive with cabinet of small disk drives
 Problem: replacement makes reliability worse.

RAID 3

- dedicated disk drive that did parity calculation across all
- Failure - will tell you (disk drives)
- parity allows you to figure out what happened

RAID 4

- larger block size
- more efficient parity
- dedicated disk drive for parity

RAID 5

- parity not on just one drive
- Problem! every write, have to update parity disk drive \rightarrow bottleneck
- interleave parity across drives
- concurrent independent writes
- reading not an issue

P1: 1, 3, 5, 7, 9

P2: 2, 3, 6, 7, 10, 11

P4: 4, 5, 6, 7, 12, 13, 14, 15

P8: 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, ...

Networks

Internet:

- 1) internet protocol suite
- 2) world wide web - HTTP

Shared Interconnect: lot at a time

Switched: pairs communicate
 - can use more bandwidth, more ways to get from A to B

to send and receive

Send:

- copy data to OS buffer
- calculate checksum, start timer
- send data to network interface

Receive

- copy data from network interface to OS buffer
- calculate checksum ACK
- 1) OK - send ACK, copy data to user address, signal application for action
- 2) NOT OK - delete message, timer expires, sender resends

Layers

application - what does app expect to be delivered
 transport (TCP/UDP) - protocols to ensure data reliably delivered
 network (IP) - how to get from A to B
 data link - can I communicate on this I'm connected to
 physical link - shape of wave form

Loop Unrolling: less time checking, increment; more time in block

6 Great Ideas

- Design for Moore's law
- multicore, parallelism, openMP
- Abstraction to Simplify Design
- Make common case fast
- Dependability via Redundancy
- Memory hierarchy
- locality, consistency, false sharing
- Performance via Parallelism / Pipelining / Prediction

5 Kinds of Parallelism

- Request level (WSC)
- Instruction (Pipelining)
- Data Level (SIMD)
- Data/Task Level (MapReduce)
- Thread Level (Cython, OpenMP)