

1 Verilog Implementation

```
1 module phase2(  
2     input  clk,  
3     input  rst,  
4     input  [3:0] code_in,  
5     output reg phase2_done,  
6     output reg phase2_fail  
7 );  
8 parameter safe=3'b000;  
9 parameter s1=3'b001;  
10 parameter done=3'b101;  
11 parameter fail=3'b110;  
12 reg alarm;  
13 reg [2:0] current_state,next_state;  
14 always @(posedge clk) begin  
15     if(rst)  
16         current_state=safe;  
17     else  
18         current_state=next_state;  
19 end  
20 always @(*) begin  
21     phase2_done=0;  
22     phase2_fail=0;  
23     alarm=0;  
24     case(current_state)  
25         safe:  
26             next_state=s1;  
27         s1:  
28             if(code_in == 4'b1101)  
29                 next_state=done;  
30             else  
31                 next_state=fail;  
32         done:  
33             phase2_done=1;  
34         fail: begin  
35             phase2_fail=1;  
36             alarm=1;  
37         end  
38         default:  
39             next_state=safe;  
40     endcase  
41 end  
42 endmodule
```