

1 Verilog Implementation

```
1 module phase5(  
2     input clk,  
3     input rst,  
4     input [1:0] code_in,  
5     output reg phase5_done,  
6     output reg phase5_fail,  
7     output reg all_done=1'b0  
8 );  
9  
10 parameter safe = 3'b000;  
11 parameter s1   = 3'b001;  
12 parameter s2   = 3'b010;  
13 parameter s3   = 3'b011;  
14 parameter done = 3'b101;  
15 parameter fail  = 3'b110;  
16  
17 reg alarm;  
18 parameter TIMEOUT_LIMIT = 100_000_000;  
19  
20 reg [2:0] current_state, next_state;  
21 reg [26:0] timeout_counter;  
22 reg [2:0] prev_state;  
23  
24 always @(posedge clk) begin  
25     if (rst) begin  
26         current_state <= safe;  
27         timeout_counter <= 0;  
28         prev_state <= safe;  
29     end else begin  
30         if ((current_state == prev_state) && (current_state != safe  
31             ) && (current_state != done) && (current_state != fail))  
32             timeout_counter <= timeout_counter + 1;  
33         else  
34             timeout_counter <= 0;  
35  
36         if (timeout_counter >= TIMEOUT_LIMIT)  
37             current_state <= fail;  
38         else  
39             current_state <= next_state;  
40  
41         prev_state <= current_state;  
42     end  
43 end  
44  
45 always @(*) begin  
46     next_state = current_state;  
47     phase5_done = 0;  
48     phase5_fail = 0;  
49     alarm = 0;
```

```

49
50     case(current_state)
51         safe:
52             next_state = s1;
53
54         s1:
55             if (code_in == 2'b01)
56                 next_state = s2;
57             else
58                 next_state = fail;
59
60         s2:
61             if (code_in == 2'b10)
62                 next_state = s3;
63             else
64                 next_state = fail;
65
66         s3:
67             if (code_in == 2'b11)
68                 next_state = done;
69             else
70                 next_state = fail;
71
72         done: begin
73             phase5_done = 1;
74             all_done=1;
75         end
76
77         fail: begin
78             phase5_fail = 1;
79             alaram = 1;
80         end
81
82         default:
83             next_state = safe;
84     endcase
85 end
86
87 endmodule

```