Team Profile

Name: cudafree

Member1: Chenwei Zhang NetID: chenwei6
Member2: Tinghui Liao NetID: tinghui4
Member3: Kun Qiao NetID: kunqiao2

Affiliation: UIUC

Milestone 1

1. A list of all kernels that collectively consume more than 90% of the program time.

```
Time (%) Name

37.23% CUDA memcpy HtoD

22.28% volta_scudnn_128x32_relu_interior_nn_v1

21.16% void cudnn::detail::implicit_convolve_sgemm<...>(...)

7.40% void cudnn::detail::activation_fw_4d_kernel<...>(...)

6.83% volta_sgemm_128x128_tn

4.39% void cudnn::detail::pooling_fw_4d_kernel<...>(...)
```

2. A list of all CUDA API calls that collectively consume more than 90% of the program time.

Time (%)	Name
40.92%	cudaStreamCreateWithFlags
33.41%	cudaMemGetInfo
22.44%	cudaFree
1.06%	cudaMemcpy2DAsync
0.81%	cudaStreamSynchronize

3. Explanation of the difference between kernels and API calls.

Kernels are low-level computer programs interfacing with the hardware (i.e. GPU) on top of which applications are running. Kernels could also manage input/output requests from software.

But API calls are sets of protocols, subroutine definitions, and tools for building application software. API calls will provide interfaces that developers should use when writing code using libraries and a kind of programming language.

4. Show output of rai running MXNet on the CPU

Loading fashion-mnist data... done Loading model... done New Inference

EvalMetric: {'accuracy': 0.8177}

5. List program run time(CPU)

19.88user 3.70system 0:13.53elapsed 174%CPU (0avgtext+0avgdata 5956128maxresident)k 0inputs+2856outputs (0major+1585668minor)pagefaults 0swaps

6. Show output of rai running MXNet on the GPU

```
Loading fashion-mnist data... done
Loading model... done
New Inference
EvalMetric: {'accuracy': 0.8177}
```

7. List program run time(GPU)

4.34user 2.44system 0:04.75elapsed 142%CPU (0avgtext+0avgdata 2849272maxresident)k 0inputs+4568outputs (0major+706602minor)pagefaults 0swaps

Milestone 2

1. Create a CPU implementation

```
void forward(mshadow::Tensor<cpu, 4, DType> &y, const mshadow::Tensor<cpu, 4, DType> &x,
const mshadow::Tensor<cpu, 4, DType> &k)
{
  const int B = x.shape_[0];
  const int M = y.shape [1];
  const int C = x.shape_[1];
  const int H = x.shape_[2];
  const int W = x.shape_[3];
  const int K = k.shape [3];
  int H_{out} = H - K + 1;
  int W_out = W - K + 1;
  for (int b = 0; b < B; ++b)
    for(int m = 0; m < M; m++)
      for(int h = 0; h < H_out; h++)
         for(int w = 0; w < W_out; w++) {
           y[b][m][h][w] = 0;
           for(int c = 0; c < C; c++) // sum over all input feature maps
             for(int p = 0; p < K; p++)
                                           // KxK filter
               for(int q = 0; q < K; q++)
                  y[b][m][h][w] += x[b][c][h + p][w + q] * k[m][c][p][q];
         }
}
```

2. List whole program execution time

133.67user 4.39system 2:07.99elapsed 107%CPU (0avgtext+0avgdata 5951716maxresident)

Oinputs+1464outputs (Omajor+2266968minor)pagefaults Oswaps

3. List Op Times

Op Time: 21.634391 Op Time: 102.079140

4. Check correctness on the full data size of 10000

★ Running python m2.1.py 10000 Loading fashion-mnist data... done Loading model... done New Inference

Op Time: 21.515465 Op Time: 102.543038

Correctness: 0.8171 Model: ece408

Milestone3

1. Implement a GPU convolution

a. dataset sizes = 100

* Running python m3.1.py 100

Loading fashion-mnist data... done

Loading model... done

New Inference

Op Time: 0.000610 Op Time: 0.001632

Correctness: 0.85 Model: ece408

b. dataset sizes = 1000

* Running python m3.1.py 1000

Loading fashion-mnist data... done

Loading model... done

New Inference

Op Time: 0.006196 Op Time: 0.016092

Correctness: 0.827 Model: ece408

c. dataset sizes = 10000

* Running python m3.1.py 10000

Loading fashion-mnist data... done

Loading model... done

New Inference


Op Time: 0.064463 Op Time: 0.149743

Correctness: 0.8171 Model: ece408

2. Demonstrate nvprof profiling execution

In milestone 3, we just use a kernel and simply mapping CPU computation into GPU computation, so its performance is not not good. We will try to do some optimizations in milestone 4. Here are the performance report for our kernel:

a. kernel perfomance limiter



This kernel exhibits low compute throughput and memory bandwidth utilization, which are below 60%. Its performance is most likely limited by the latency of arithmetic or memory operations.

b. resource utilization

Variable	Achieved	Theoretical	Device Limit								Grid	Size: [100,12	,9](10800	block	cs)Blo	ck Siz	e: [3	2,32,] (1	024 t	hread	ds)							
Occupancy Per SM																															
Active Blocks		2	32	0	1	2 3	4	5	6 7	7 8	9	10	1 12	13	14	15	16	17	18	19 2	0 2	1 2	2 2	3 24	4 25	5 26	27	28	29	30	31 32
Active Warps	53.62	64	64	0	2	4 6	8	10	12 1	4 16	18	20 2	2 24	26	28	30	32	34	36 3	38 4	0 4	2 4	4 4	6 48	3 50	0 52	54	56	58	60	62 64
Active Threads		2048	2048	0	1	28	256		384	512	á	640	76	В	896		1024	1	152	12	80	14	08	153	36	166	4	1792	2 1	1920	204
Occupancy	83.8%	100%	100%	096		1	096		20%		1	30%		409	6		50%			60%			70%			80%	-		90%		100
Warps																															
Threads/Block		1024	1024	0	16	4	128		192	256	81	320	38	4	448	3	512	5	76	6-	10	70)4	76	8	832	2	896	_	960	102
Warps/Block		32	32	0	1	2 3	4	5	6 7	7 8	9	10 1	1 12	13	14	15	16	17	18	19 2	0 2	1 2	2 2	3 24	1 25	5 26	27	28	29	30	31 32
Block Limit		2	32	0	1	2 3	4	5	6 7	7 8	9	10 1	1 12	13	14	15	16	17	18	19 2	0 2	1 2	2 2	3 24	1 25	5 26	27	28	29	30	31 32
Registers																															
Registers/Thread		32	65536	0	40	196	8192	y n	12288	1638	4	20480	245	76	28672	3	2768	36	864	40	960	450)56	491	52	5324	48	5734	4 6	1440	6553
Registers/Block		32768	65536	0		4k	8k		12k	16k		20k	24	k	28k		32k		36k	4	0k	4	4k	48	3k	52	k	56k	K	60k	64
Block Limit		2	32	0	1	2 3	4	5	6 7	7 8	9	10 1	1 12	13	14	15	16	17	18	19 2	0 2	1 2	2 2	3 24	1 25	5 26	27	28	29	30	31 32
Shared Memory																															
Shared Memory/Block		0	98304	0		8k		16	ik	24k		32	k	4	0k	=	48k		56	k		64k		72	2k	=	80k	=	88	k	96
Block Limit		0	32	=	1	2 2	Ž.	5		7 0	ő	10 1	1 12	13	14	15	16	17	18	19 2	0 2	1 2	2 2	3 24	1 25	5 26	27	28	29	30	31 32

It shows that the kernel's block size, register usage, and shared memory usage allow it to fully utilize all warps on the GPU.


kernel compute

100% 90%


> 70% 60%


> 20% 20% 10%

Execution Count (% of total)




fuction unit utiliaztion





It is reported that the warp execution efficiency for these kernel is 71.9% if predicated instructions are not taken into account and the kernel's not predicated off warp execution efficiency of 65.1% is less than 100% due to divergent branches and predicated instructions.

d. kernel memory



As the table shows, our kernel do not use any shared memory. The utilization of L2 cache and device memory is low relative to the maximum throughput supported by the corresponding memory.

e. divergent excecution

Divergence = 22.9% [79200 divergent executions out of 345600 total executions]

The report indicates that divergent executions in our kernel account for 22.9% of total excecutions. Therefore, divergent branches lower warp execution efficiency, which leads to inefficient use of the GPU's compute resources. That's what we need to improve in milestone 4.

Milestone4

This is the original kernel without any optimization, here for reference:

* Running python m3.1.py 10000
Loading fashion-mnist data... done
Loading model... done
New Inference
Op Time: 0.064463

Op Time: 0.149743 Correctness: 0.8171 Model: ece408

Then, we try 3 optimizations: *Unrolling, Shared Memory convolution* and *Weight matrix (kernel values) in constant memory*. Our analysis are as follows with the help of NVVP:

1. Optimization 1: Unrolling

* Running python m4.1.py 10000 Loading fashion-mnist data... done Loading model... done New Inference

Op Time: 0.053189 Op Time: 0.094711

Correctness: 0.8171 Model: ece408

Here, we optimized the kernel by convolution loop unrolling, using "#pragma unroll". The op time are as follows:

Op Time: 0.053189 Op Time: 0.094711

As we can see, this kernel is faster than the original one.

NVVP Analysis:

Compute
└ 🍸 55.9% mxnet::op::forward_kernel_unroll2(float*, float const *, float const *, int, int, int, int, int, int, int)
└ 🍸 19.0% mxnet::op::forward_kernel_unroll1(float*, float const *, float const *, int, int, int, int, int, int, int)
└ 🍸 10.4% volta_sgemm_64x32_sliced1x4_tn
└ 🍸 4.2% void mshadow::cuda::MapPlanKernel <mshadow::sv::saveto, int="8," mshadow::expr::plan<mshadow::tensor<mshadow::gpu,<="" td=""></mshadow::sv::saveto,>
└ 🍸 3.5% void cudnn::detail::activation_fw_4d_kernel <float, cudnn::detail::tanh_func<float="" float,="" int="4,">>(cudnnTens</float,>
└ 🍸 2.6% void mshadow::cuda::MapPlanKernel <mshadow::sv::saveto, int="8," mshadow::expr::plan<mshadow::tensor<mshadow::gpu,<="" td=""></mshadow::sv::saveto,>
└ 🍸 2.2% void cudnn::detail::pooling_fw_4d_kernel <float, cudnn::detail::maxpooling_func<float,="" cudnnnanpropagation_t="0" float,="">, i</float,>
└ 🕎 1.3% volta_sgemm_128x64_tn
└ 🕎 0.2% void mshadow::cuda::MapPlanKernel <mshadow::sv::saveto, int="8," mshadow::expr::plan<mshadow::tensor<mshadow::gpu,<="" td=""></mshadow::sv::saveto,>
└ 🕎 0.2% void mshadow::cuda::MapPlanKernel <mshadow::sv::plusto, .<="" int="8," mshadow::expr::plan<mshadow::tensor<mshadow::gpu,="" td=""></mshadow::sv::plusto,>
└ ▼ 0.2% void mshadow::cuda::SoftmaxKernel <int=8, float="" float,="" int="2," mshadow::expr::plan<mshadow::tensor<mshadow::gpu,="">, flo</int=8,>

Name	Invocations	Avg. Duration	Regs	Static SMem	Avg. Dynamic SMem
memset (0)	0	0 ns	0	0	0
void mshadow::cuda::MapPlanKernel <mshadow::sv::plusto, int="8," ms<="" td=""><td>2</td><td>2.128 µs</td><td>16</td><td>0</td><td>0</td></mshadow::sv::plusto,>	2	2.128 µs	16	0	0
void mshadow::cuda::SoftmaxKernel <int=8, float,="" mshadow::expr::pla<="" td=""><td>1</td><td>4.223 μs</td><td>21</td><td>1024</td><td>0</td></int=8,>	1	4.223 μs	21	1024	0
void mshadow::cuda::MapPlanKernel <mshadow::sv::saveto, int="8," ms<="" td=""><td>14</td><td>4.594 μs</td><td>16</td><td>0</td><td>0</td></mshadow::sv::saveto,>	14	4.594 μs	16	0	0
void mshadow::cuda::MapPlanKernel <mshadow::sv::saveto, int="8," ms<="" td=""><td>1</td><td>4.672 μs</td><td>25</td><td>0</td><td>0</td></mshadow::sv::saveto,>	1	4.672 μs	25	0	0
volta_sgemm_128x64_tn	1	32.32 µs	122	12800	0
void cudnn::detail::activation_fw_4d_kernel <float, float,="" int="1,</td"><td>2</td><td>42.063 μs</td><td>22</td><td>0</td><td>0</td></float,>	2	42.063 μs	22	0	0
void mshadow::cuda::MapPlanKernel <mshadow::sv::saveto, int="8," ms<="" td=""><td>2</td><td>50.719 μs</td><td>16</td><td>0</td><td>0</td></mshadow::sv::saveto,>	2	50.719 μs	16	0	0
void cudnn::detail::pooling_fw_4d_kernel <float, cudnn::detail::ma<="" float,="" td=""><td>1</td><td>52.544 μs</td><td>48</td><td>0</td><td>3872</td></float,>	1	52.544 μs	48	0	3872
volta_sgemm_64x32_sliced1x4_tn	1	252.605 μs	138	26624	0
mxnet::op::forward_kernel_unroll1(float*, float const *, float const *, in	1	460.443 μs	31	0	0
mxnet::op::forward_kernel_unroll2(float*, float const *, float const *, in	1	1.35851 ms	32	0	0

Our Analysis:

Since the kernel size is fixed(7), we can use loop unrolling to transfer dynamic loop into static loop. Loop unrolling is effective due to the memory access in computer. For example, "for(int i = 0; i < 2; i++) b[i] += 1" is slower than "b[0] += 1; b[1] += 1;". This is because in the former version, variable i increases 2 times and assign to b 2 times, whereas the latter version only increase i by 2.

2. Optimization 2 : Shared Memory convolution

* Running python m4.1.py 10000

Loading fashion-mnist data... done Loading model... done

New Inference Op Time: 0.052314

Op Time: 0.052514

Correctness: 0.8171 Model: ece408

Then, we tried to optimize the kernel by shared memory convolution. The op time are as follows:

Op Time: 0.052314 Op Time: 0.200539

As we can see, this kernel is also faster than the original one.

NVVP Analysis:



Name	Invocations	Avg. Duration	Regs	Static SMem	Avg. Dynamic SMem
memset (0)	0	0 ns	0	0	0
void mshadow::cuda::SoftmaxKernel <int=8, float,="" mshadow::expr::plan<mshadow::tensor<<="" td=""><td>1</td><td>4.288 μs</td><td>21</td><td>1024</td><td>0</td></int=8,>	1	4.288 μs	21	1024	0
void mshadow::cuda::MapPlanKernel <mshadow::sv::saveto, int="8," mshadow::expr::plan<m<="" td=""><td>1</td><td>4.576 µs</td><td>25</td><td>0</td><td>0</td></mshadow::sv::saveto,>	1	4.576 µs	25	0	0
volta_sgemm_128x64_tn	1	32.32 µs	122	12800	0
void cudnn::detail::pooling_fw_4d_kernel <float, cudnn::detail::maxpooling_func<float,<="" float,="" td=""><td>1</td><td>52.159 μs</td><td>48</td><td>0</td><td>3872</td></float,>	1	52.159 μs	48	0	3872
volta_sgemm_64x32_sliced1x4_tn	1	256.669 µs	138	26624	0
mxnet::op::forward_kernel_shared1(float*, float const *, float const *, int, int, int, int, int, int)	1	501.019 μs	40	0	980
mxnet::op::forward_kernel_shared2(float*, float const *, float const *, int, int, int, int, int, int)	1	2.19668 ms	40	0	980
void mshadow::cuda::MapPlanKernel <mshadow::sv::plusto, int="8," mshadow::expr::plan<ms<="" td=""><td>2</td><td>2.096 µs</td><td>16</td><td>0</td><td>0</td></mshadow::sv::plusto,>	2	2.096 µs	16	0	0
void cudnn::detail::activation_fw_4d_kernel <float, cudnn::detail::t<="" float,="" int="4," td=""><td>2</td><td>42.16 μs</td><td>22</td><td>0</td><td>0</td></float,>	2	42.16 μs	22	0	0
void mshadow::cuda::MapPlanKernel <mshadow::sv::saveto, int="8," mshadow::expr::plan<m<="" td=""><td>2</td><td>50.415 μs</td><td>16</td><td>0</td><td>0</td></mshadow::sv::saveto,>	2	50.415 μs	16	0	0
void mshadow::cuda::MapPlanKernel <mshadow::sv::saveto, int="8," mshadow::expr::plan<m<="" td=""><td>14</td><td>4.541 μs</td><td>16</td><td>0</td><td>0</td></mshadow::sv::saveto,>	14	4.541 μs	16	0	0

Our Analysis:

For this optimization, we load tiles from X[n, c,...] into shared memory which could be reused for multiple times when do the convolution with W. Thus, the kernel could perform more efficient since it reduces the time that costs to read from global memory and write back to global memory. But the optimization is limited by introducing calculation overhead, like tiling address calculations, so the improvement is not as great as what we thought it was at the very beginning.

3. Optimization 3: Weight matrix in constant memory

* Running python m4.1.py 10000
Loading fashion-mnist data... done
Loading model... done
New Inference
Op Time: 0.035808
Op Time: 0.092208
Correctness: 0.8171 Model: ece408


Finally, for optimization 3, we tried to put weight matrix in constant memory and make kernel fusion with optimization 1 and optimization 2. The op time are as follows:

Op Time: 0.035808

Op Time: 0.092208

As we can see, this kernel is way more faster than all of other kernels.

NVVP Analysis:



Name	Invocations	Avg. Duration	Regs	Static SMem	Avg. Dynamic SMem
memset (0)	0	0 ns	0	0	0
void mshadow::cuda::MapPlanKernel <mshadow::sv::plusto, int="8," mshadow::expr::plan<mshadow::tensor<="" td=""><td>2</td><td>2.096 μs</td><td>16</td><td>0</td><td>0</td></mshadow::sv::plusto,>	2	2.096 μs	16	0	0
void mshadow::cuda::SoftmaxKernel <int=8, float,="" mshadow::expr::plan<mshadow::tensor<mshadow::gpu<="" td=""><td>1</td><td>4.352 μs</td><td>21</td><td>1024</td><td>0</td></int=8,>	1	4.352 μs	21	1024	0
void mshadow::cuda::MapPlanKernel <mshadow::sv::saveto, int="8," mshadow::expr::plan<mshadow::tensor<="" td=""><td>1</td><td>4,544 μs</td><td>25</td><td>0</td><td>0</td></mshadow::sv::saveto,>	1	4,544 μs	25	0	0
void mshadow::cuda::MapPlanKernel <mshadow::sv::saveto, int="8," mshadow::expr::plan<mshadow::tensor<="" td=""><td>14</td><td>4.61 μs</td><td>16</td><td>0</td><td>0</td></mshadow::sv::saveto,>	14	4.61 μs	16	0	0
volta_sgemm_128x64_tn	1	32.192 μs	122	12800	0
void cudnn::detail::activation_fw_4d_kernel <float, cudnn::detail::tanh_func<float<="" float,="" int="4," td=""><td>2</td><td>42.959 μs</td><td>22</td><td>0</td><td>0</td></float,>	2	42.959 μs	22	0	0
void mshadow::cuda::MapPlanKernel <mshadow::sv::saveto, int="8," mshadow::expr::plan<mshadow::tensor<="" td=""><td>2</td><td>50.799 μs</td><td>16</td><td>0</td><td>0</td></mshadow::sv::saveto,>	2	50.799 μs	16	0	0
void cudnn::detail::pooling_fw_4d_kernel <float, cudnn::detail::maxpooling_func<float,="" cudnnnanprop<="" float,="" td=""><td>1</td><td>52.031 μs</td><td>48</td><td>0</td><td>3872</td></float,>	1	52.031 μs	48	0	3872
volta_sgemm_64x32_sliced1x4_tn	1	253.341 μs	138	26624	0
mxnet::op::forward_kernel_unroll1(float*, float const *, float const *, int, int, int, int, int, int)	1	367.803 μs	31	0	0
mxnet::op::forward_kernel_unroll2(float*, float const *, float const *, int, int, int, int, int, int)	1	966.453 μs	31	0	0

Our Analysis:

For this optimization, we copied the weight matrix into constant memory. So during the kernel executes convolution multiplications, it does not need to read value of weight in global memory and instead gets in constant memory. By this way, the kernel reduces global memory accesses and performs way better than other kernel.