## 2020 Digital IC Design Homework 5: Sobel

	1	#	20018		JIN 5. D		
NAME	李哲絲	•					
Student ID	P76081297						
Simulation Result							
Functional	•	Gate-level			Gate-level		
simulation	A	simulation	A	simulatio	n time	15,728,808 (ns)	
SUMMARY  Congratulations: Sobel X data have been generated successfully: The result is SASS  Congratulations: Sobel Y data have been generated successfully: The result is FASS  Congratulations: Sobel combine data have been generated successfully: The result is  **Moter Efinish : C:/modeltech64 10.1e/MMS/testfixture.v(188)  Time: 18720780 ns Iteration: 0 Instance: /testfixture				Congratulations: Sobel X data have been generated successfully: The result is PASS::  Congratulations: Sobel Y data have been generated successfully: The result is PASS::  Congratulations: Sobel combine data have been generated successfully: The result is PASS::  ** Note: Ginish : C:/modeltech64_10.le/WES/reatfixture.v(158)  Time: 19720008965 ps   Iteration: 0   Instance: /testfixture			
Courth and Descrit							
Synthesis Result							
Total logic elements				619			
Total memory bit				0			
Embedded multiplier 9-bit element				0			
Flow Status							
Description of your design							
讀 9 個 pixel 後算 SobelX、SobelY、SobelCombine,做 65536 個 round。 上一次沒有用狀態機的方式寫,所以這次試著寫寫看,作法其實不難,但是 因為不太會看時序,Debug 花了很多時間,還好最後有做出來。 minimum CYCLE = 20							