

2020 Digital IC Design Homework 2: Divider

NAME	李哲緯																																																							
Student ID	P76081297																																																							
Simulation Result																																																								
Functional simulation	Pass	Gate-level simulation	Pass	Gate-level simulation time	6553610 ns																																																			
<pre># 65519 data is correct # 65520 data is correct # 65521 data is correct # 65522 data is correct # 65523 data is correct # 65524 data is correct # 65525 data is correct # 65526 data is correct # 65527 data is correct # 65528 data is correct # 65529 data is correct # 65530 data is correct # 65531 data is correct # 65532 data is correct # 65533 data is correct # 65534 data is correct # 65535 data is correct # 65536 data is correct # -----PASS----- # All data have been generated successfully! # ** Note: \$finish : C:/modeltech64_10.1c/HW2/div_tb.v(62) # Time: 6553610 ns Iteration: 0 Instance: /div_tb</pre>			<pre># 65519 data is correct # 65520 data is correct # 65521 data is correct # 65522 data is correct # 65523 data is correct # 65524 data is correct # 65525 data is correct # 65526 data is correct # 65527 data is correct # 65528 data is correct # 65529 data is correct # 65530 data is correct # 65531 data is correct # 65532 data is correct # 65533 data is correct # 65534 data is correct # 65535 data is correct # 65536 data is correct # -----PASS----- # All data have been generated successfully! # ** Note: \$finish : C:/modeltech64_10.1c/HW2/div_tb.v(62) # Time: 6553610 ns Iteration: 0 Instance: /div_tb</pre>																																																					
Synthesis Result																																																								
Total logic elements			167																																																					
Total memory bit			0																																																					
Embedded multiplier 9-bit element			0																																																					
<div style="background-color: #0070C0; color: white; padding: 2px;">Flow Summary</div> <table border="1" style="width: 100%; border-collapse: collapse; font-size: 0.8em;"> <tr> <td colspan="2">Flow Status</td> <td>Successful - Mon Apr 13 16:08:52 2020</td> </tr> <tr> <td colspan="2">Quartus II Version</td> <td>10.0 Build 262 08/18/2010 SP 1 SJ Full Version</td> </tr> <tr> <td colspan="2">Revision Name</td> <td>div</td> </tr> <tr> <td colspan="2">Top-level Entity Name</td> <td>div</td> </tr> <tr> <td colspan="2">Family</td> <td>Cyclone II</td> </tr> <tr> <td colspan="2">Device</td> <td>EP2C70F896C8</td> </tr> <tr> <td colspan="2">Timing Models</td> <td>Final</td> </tr> <tr> <td colspan="2">Met timing requirements</td> <td>Yes</td> </tr> <tr> <td colspan="2">Total logic elements</td> <td>167 / 68,416 (< 1 %)</td> </tr> <tr> <td colspan="2">Total combinational functions</td> <td>167 / 68,416 (< 1 %)</td> </tr> <tr> <td colspan="2">Dedicated logic registers</td> <td>0 / 68,416 (0 %)</td> </tr> <tr> <td colspan="2">Total registers</td> <td>0</td> </tr> <tr> <td colspan="2">Total pins</td> <td>25 / 622 (4 %)</td> </tr> <tr> <td colspan="2">Total virtual pins</td> <td>0</td> </tr> <tr> <td colspan="2">Total memory bits</td> <td>0 / 1,152,000 (0 %)</td> </tr> <tr> <td colspan="2">Embedded Multiplier 9-bit elements</td> <td>0 / 300 (0 %)</td> </tr> <tr> <td colspan="2">Total PLLs</td> <td>0 / 4 (0 %)</td> </tr> </table>						Flow Status		Successful - Mon Apr 13 16:08:52 2020	Quartus II Version		10.0 Build 262 08/18/2010 SP 1 SJ Full Version	Revision Name		div	Top-level Entity Name		div	Family		Cyclone II	Device		EP2C70F896C8	Timing Models		Final	Met timing requirements		Yes	Total logic elements		167 / 68,416 (< 1 %)	Total combinational functions		167 / 68,416 (< 1 %)	Dedicated logic registers		0 / 68,416 (0 %)	Total registers		0	Total pins		25 / 622 (4 %)	Total virtual pins		0	Total memory bits		0 / 1,152,000 (0 %)	Embedded Multiplier 9-bit elements		0 / 300 (0 %)	Total PLLs		0 / 4 (0 %)
Flow Status		Successful - Mon Apr 13 16:08:52 2020																																																						
Quartus II Version		10.0 Build 262 08/18/2010 SP 1 SJ Full Version																																																						
Revision Name		div																																																						
Top-level Entity Name		div																																																						
Family		Cyclone II																																																						
Device		EP2C70F896C8																																																						
Timing Models		Final																																																						
Met timing requirements		Yes																																																						
Total logic elements		167 / 68,416 (< 1 %)																																																						
Total combinational functions		167 / 68,416 (< 1 %)																																																						
Dedicated logic registers		0 / 68,416 (0 %)																																																						
Total registers		0																																																						
Total pins		25 / 622 (4 %)																																																						
Total virtual pins		0																																																						
Total memory bits		0 / 1,152,000 (0 %)																																																						
Embedded Multiplier 9-bit elements		0 / 300 (0 %)																																																						
Total PLLs		0 / 4 (0 %)																																																						
Description of your design																																																								
<p>照著 hardware friendly division 的邏輯來做，但是不知道怎麼用 clock 跟 mux，所以就先用 for 迴圈做了。</p>																																																								

Scoring = (Total logic elements + total memory bit + 9*embedded multiplier 9-bit element) × (gate-level simulation time in ns)