## 2020 Digital IC Design Homework 2: Divider

	2020	Digital IC	Desi	ign	Homework 2: D	ivider	
NAME	李哲緯						
Student ID	P76081297						
Simulation Result							
Functional	Pass	Gate-level	Pass		Gate-level	6552610 no	
simulation		simulation		simulation time	6553610 ns		
# 65519 data is correct # 65520 data is correct # 65521 data is correct # 65521 data is correct # 65523 data is correct # 65523 data is correct # 65524 data is correct # 65525 data is correct # 65526 data is correct # 65526 data is correct # 65527 data is correct # 65528 data is correct # 65529 data is correct # 65530 data is correct # 65531 data is correct # 65531 data is correct # 65532 data is correct # 65533 data is correct # 65534 data is correct # 65535 data is correct # 65535 data is correct # 65535 data is correct # 65536 data is correct # 65537 data is correct # 65536 data is correct # 65536 data is correct # 65536 data is correct # 65537 data is correct # 65536 data is correct # 65537 data is correct # 65537 data is correct # 65538 data is correct # 65538 data is correct # 65539 data is correct # 65539 data is correct # 65530 data is correct # 65530 data is correct # 65530 data is correct # 65537 data is correct # 65538 data is correct # 6553					# 65519 data is correct # 65520 data is correct # 65521 data is correct # 65523 data is correct # 65523 data is correct # 65524 data is correct # 65524 data is correct # 65526 data is correct # 65526 data is correct # 65527 data is correct # 65528 data is correct # 65529 data is correct # 65529 data is correct # 65530 data is correct # 65531 data is correct # 65532 data is correct # 65534 data is correct # 65534 data is correct # 65535 data is correct # 65536 data is correct # 6553	deltech64_10.1c/HW2/div_tb.v(62)	
Synthesis Result							
Total logic elements				67	7		
Total memory bit (				)			
Embedded multiplier 9-bit element 0				)			
Flow Status   Successful - Mon Ap				010 SF			
照著 hardwar 所以就先用		y division 的	_		your design 文,但是不知道怎例	夢用 clock 跟 mux,	