2020 Digital IC Design Homework 1: 4-bit binary adder-subtractor

NAME	李哲經		7111C W 011	C1. For onary	adder-subtractor	
Student ID						
Simulation Result						
Functional	Pass	Gate-level	Pass	Gate-level	. 14: 4: ()	
simulation	or Fail	simulation	or Fail	simulation time	simulation time (ns)	
# 495 data is correct # 496 data is correct # 496 data is correct # 497 data is correct # 498 data is correct # 498 data is correct # 499 data is correct # 500 data is correct # 501 data is correct # 502 data is correct # 503 data is correct # 504 data is correct # 505 data is correct # 506 data is correct # 507 data is correct # 508 data is correct # 509 data is correct # 510 data is correct # 510 data is correct # 511 data is correct # 512 data is correct # 512 data is correct # 513 data is correct # 514 data is correct # 515 data is correct # 516 data is correct # 517 data is correct # 518 data is correct # 519 data is correct # 510 data is correct # 511 data is correct # 512 data is correct # 513 data is correct # 514 data is correct # 515 data is correct # 516 data is correct # 517 data is correct # 518 data is correct # 519 data is correct # 510 data is correct # 511 data is correct # 512 data is correct # 513 data is correct # 514 data is correct # 515 data is correct # 516 data is correct # 517 data is correct # 518 data is correct # 519 data is correct # 510 data is correct # 511 data is correct # 512 data is correct # 513 data is correct # 514 data is correct # 515 data is correct # 516 data is correct # 517 data is correct # 518 data is correct # 519 data is correct # 510 data is correct # 510 data is correct # 511 data is correct # 512 data is correct # 513 data is correct # 514 data is correct # 515 data is correct # 516 data is correct # 517 data is correct # 518 data is correct # 519 data is correct # 510 data is correct # 510 data is correct # 511 data is correct # 512 data is correct # 513 data is correct # 514 data is correct # 515 data is correct # 516 data is correct # 517 data is correct # 518 data is correct # 519 data is correct # 510 data is correct # 510 data is correct # 510 data is correct						
Synthesis Result						
Total logic elements						
Total memory bit			0	0		
Embedded multiplier 9-bit element 0						
Flow Status						
Description of your design						
Full adder 月	兩個 hal	f adder、一们	画 or 做出	,接著照著作業等	要求給的圖接線	

Scoring = (Total logic elements + total memory bit + 9*embedded multiplier 9-bit element) × (gate-level simulation time in \underline{ns})