2020 Digital IC Design Homework 1: 4-bit binary adder-subtractor

|  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- |
| NAME | | 李哲緯 | | | | | | |
| Student ID | | P76081297 | | | | | | |
| **Simulation Result** | | | | | | | | |
| Functional simulation | Pass or Fail | | Gate-level simulation | Pass or Fail | | | Gate-level simulation time | simulation time (ns) |
|  | | | | | |  | | |
| **Synthesis Result** | | | | | | | | |
| Total logic elements | | | | | 8 | | | |
| Total memory bit | | | | | 0 | | | |
| Embedded multiplier 9-bit element | | | | | 0 | | | |
|  | | | | | | | | |
| **Description of your design** | | | | | | | | |
| Full adder用兩個half adder、一個or做出，接著照著作業要求給的圖接線 | | | | | | | | |

*Scoring = (Total logic elements + total memory bit + 9\*embedded multiplier 9-bit element) (gate-level simulation time in ns)*