

Moore vs. Mealy FSM

 Alyssa P. Hacker has a snail that crawls down a paper tape with 1's and 0's on it. The snail smiles whenever the last four digits it has crawled over are 1101. Design Moore and Mealy FSMs of the snail's brain.



Moore FSM in Verilog

Moore FSM: arcs indicate input




ARM

156

155

Mealy FSM in Verilog

Mealy FSM: arcs indicate input/output



```
// Next State and Output Logic
always @(*)
begin
case (state)
50: begin
delay smile <= 1'b0;
if (bnum) #delay nextstate <= 51;
end

$1: begin
#delay smile <= 1'b0;
if (bnum) #delay nextstate <= 52;
alse #delay nextstate <= 52;
end

$2: begin
#delay smile <= 1'b0;
if (bnum) #delay nextstate <= 52;
end

$2: begin
#delay smile <= 1'b0;
if (bnum) #delay nextstate <= 52;
end

$3: begin
if (bnum) #delay nextstate <= 53;
end

$3: begin
if (bnum) #delay smile <= 1'b1;
else
end

$4: begin
#delay smile <= 1'b0;
#delay nextstate <= 50;
else #delay nextstate <= 50;
else #delay nextstate <= 50;
end

default: begin
#delay smile <= 1'b0;
#delay nextstate <= 50;
end

default: begin
#delay smile <= 1'b0;
#delay nextstate <= 50;
end
endcase
end
endmodule
```

ARM

157

Testbench for Snail FSM

```
"timescale 1ns/1ps
module fsm_snail tb();
    reg clk, reset, bnum;
    wire smile_mealy;
    parameter clk_period = 10;
    moore_snail moore_snail_uut
        (clk, reset, bnum,
    smile_meore);
    mealy_snail mealy_snail_uut
        (clk, reset, bnum,
    smile_mealy);
    initial
    begin
        reset = 1;
        #13
        reset = 0;
    end
    always
    begin
        clk = 1;
        forever #(clk_period/2) clk =
    "clk;
    end
```

158

ARM