36 TRIBHUVAN UNIVERSITY INSTITUTE OF ENGINEERING

Examination Control Division 2071 Chaitra

Exam.		Regular	
Level	BE	Full Marks	80
Programme	BEX, BCT	Pass Marks	32
Year / Pari	III / I	Time	3 hrs.

- Candidates are required to give their answers in their own words as far as practicable.
- ✓ Attempt All questions.
- ✓ The figures in the margin indicate Full Marks.
- Assume suitable data if necessary.
- 1. What are the major differences between computer architecture and computer organization?

 What does the width of data bus and address bus represent in a system? Why is bus hierarchy required?

 [2+2+2]
 - 2. Explain the general organization of register in CPU. Describe the operation of LD (load) instruction under various addressing modes with syntax. [6+4]
- 3. What are the different types of instructions? How can you perform $X = (A+B) \times (C+D)$ operation by using zero, one, two and three address instruction format. Assume A, B, C, D, X are memory address.
- 4. What is address sequencing? Explain the selection of address for control memory with its block diagram. [3+7]
- 5. Explain the Arithmetic pipeline and instruction pipeline with example. [10]
- 6. Draw the flowchart for floating point Division. [4]
- 7 Design a booth multiplication algorithm hardware. Multiply 5 and -6 using booth multiplication algorithm. [4+4]
- 8. Explain eache organization. Explain the cache mapping techniques with example. [4+6]
 - Highlight the role of I/O interface in a computer system. Describe the drawbacks of programmed I/O and interrupt driven I/O and explain how DMA overcomes their drawbacks.[416]
- 10 How can multiprocessor be classified according to their memory organization? Explain. [4]

36 TOBBLIVAN UNIVERSITY INSTITUTE OF ENGINEERING Examination Control Division

2072 Kartik

Exmu.	ANCIO BIGGO	2056 NS 65167	BANCLES
Leve)	BE	Full-Marks.	.80
Programme	BEX, BCT	Pass Marks	32
Year/Part	II AII	Time	3 hrs

- Candidates are required to give their answers in their own words as far as practicable.

 Attempt All questions:
- The figures in the margin indicate <u>Full Marks</u>.

 Assume suitable data if necessory.

and the standard areas of the standard of the
이 그 지역에 어느 얼마가 찾고 뒤를 잃어 뭐니 그들은 그로 어디를 먹어 사용하는 것이다.
I. Differentiate between computer architecture and computer organization. Explain the
computer functions with different cycles. [3+3]
 Write a code for Y = (A+B)*(C+D)+G/E+F using three address, two address one address.
and zero address instruction formst. [8]
 Wention the different types of addressing mode and compare each other. [10].
4. Explain the address sectioner with the help of a block diagram Explain about
microinstruction format in detail. [5+5]
5. Define pipeline and explain its types. Describe different pipeline hazards with example. [4+6]
6. Draw the fle we hart for restoring division method.
7. Explain Booth multiplication algorithm. Multiply -6×12 using Booths algorithm. [4+6]
8. Draw the memory hierarchy. Explain Associative Cache Mapping with example. [2+6]
9. What are the different types of priority interrupt? Explain the communication between
CPU and IOP with necessary block diagram. [4+5]
10. Explain about multiprocessor and multiprocessing in brief.

01/10

36 TRIGHLIVAN INCUERSITY INSTITUTE OF ENGINEERING

Examination Control Division 2071 Chattra

Exam		Regula		
Level	BD :		iorks ↓80	
. Progrumme:	BEX, BCT	Pass N	farks 3	2
Year / Part	Ш7:Г	Time	دُ اِ	hṛs. :

Subject: - Computer Organization Architecture (CT603)

- Candidates are required to give their answers in their own words as far as practicable.
- Attempt All questions. 2"
- The figures in the margin indicate Full Marks.
- Assume suitable data if necessary.
- What are the major differences between computer architecture and computer organization? What does the width of data but and address but represent in a system? Why is but hierarchy required?
 [2+2+2]
- 2. Explain the general organization of register in CPU. Describe the operation of LD (load) insurposion under various addressing topoles with system. [6+4]
- 3. What are the different types of instructions? How can you perform $X = (A+B) \times (C(D))$ operation by using zero, one, two and these address instruction format. Assume A. B. C. D. X are memory address.
- What is address sequenting? Explain the selection of address for control memory with its block diagram.
- 5. Explain the Arithmetic pipeline and justruction pipeline with chample.
- 6. Draw the flowchart for floating point Division.
- Design a booth multiplication algorithm hardware. Multiplication algorithm. [4+4]
- 8. Explain eache organization. Explain the eache mapping trebuildies with example. [4/6]
- 9. Highlight the role of I/O interface in a computer system. Describe the drawbacks of programmed I/O and interrupt driver I/O and explain how DMA overcomes their drawbacks, 4+6].
- 10. How can multiprocessor be classified according to their memory organization? Explain: (4)

*: 1 × 5

PROBROMAN ENIVERSITY INSTITUTE OF ENGINEERING

Examination Control Division 2071 Shawani

Eram.	GENEVER'S	ding a sing	Ba(ch)
Level	BE	Pall Marks	j. 2 0
Programme	BEX, BCT	Pass Marks	32
Year / Part	i <u>n / i</u>	Time	∮∂hrs.

- Candidates are required to give their paswers in their own words as far as practicable.

 Attempt A<u>II</u> questions.

 The figures in the margin indicate <u>Full Marks</u>.

 Assume suitable data if necessary.

		18. 이동 그렇게 취임되는 1811 나라면서 - 그 동안 취원이고, 안 전 - 그런 것 같습니다.	
	1.	What do you understand by Dus Interconnection? What are the driving factors behind the need to design for performance?	12±41
	(3)	Tupley's pessure the time to pendagate persumation	121
	2.	Explain instruction Pointar with its types? Blustrate the code to evaluate to evaluate: Y = (A+B) + (C+D) using three address, two address,	
	· : '	one address and zero address instruction formats.	[2:6]
	3:	Describe the instruction cycle state diagram? Design a 2-Bit ALU that can	3 3
		perform addition, AND, OR operations.	[3÷3]
:		· Explain the organization of a control memory. Discuss the microinstruction	
		format with the help of a spitable example.	[4+6]
	٠.	Discount hand wordfal manageding? How wordfal economic governe goldings	
-	S.	Dispersy about parallel processing? How parallel processing can be achieved in pipelining, explain it with firm-space diagram for four segments pipeline	
	<u>ار.</u>	having six tasks.	[4÷6]
	δ 	Write down the detail algorithm of Booth Multiplication. Clustrate the multiplication of (9) and (-3) using 2's complement method.	[5/3]
٠.	100		
	r_{i_1, i_2, i_3}	What is Memory Historichy and why it is formed in computer system?	· · ·
ď	ÿ	Explain the Direct cache memory mapping technique using organization.	mia.
``.	14	diagram and appropriate example.	(उद्ध
		What are the functions of I/O Migdid? What is the purpose of priority	
		interrust; explain priority interrupt types with key characteristics.	[0+7]
<i>:</i> .		interruise, explain priority interrupe report for surface consisting.	fo. et
100		Differentiate the following	[4x3]
1		a. RUSC and CISC	
. :		b. Restorning and Non-Restoring Division	-
		Crossbar Switch and Mulastage Switching Network	100

36 TRIBITUVAN UNIVERSITY INSTITUTE OF ENGINEERING

Examination Control Division 2071 Chaites

Exam.		Regular	
Level -	BE	Fell Marks	80 :
Programme	BEX, BCT	Pass Marks	32
Year / Part	III / I	Time	3 has.

Subject: - Computer Organization Architecture (CT603)

- Candidates are required to give their answers in their own words as far as practicable.
- √ Attempt All questions.
- ✓ The figures in the margin indicate Full Marks.
- ✓ Assume suitable data if necessary.
- 1. What are the major differences between computer architecture and computer organization?

 What does the width of data bus and address bus represent in a system? Why is bus hierarchy required?

 [2+2+2]
 - 2 Explain the general organization of register in CPU. Describe the operation of LD (load) instruction under various addressing modes with syntax. [6+4]
 - 3. What are the different types of instructions? How can you perform X = (A+B) × (C+D) operation by using zero, one, two and three address instruction format. Assume A, B, C, D, X are memory address.
- 4. What is address sequencing? Explain the selection of address for control memory with its block diagram. [3+7]
- 5. Explain the Arithmetic pipeline and instruction pipeline with example. [10]
- Draw the flowchart for floating point Division. [4]
- 7 Design a booth multiplication algorithm hardware. Multiply 5 and -6 using booth multiplication algorithm. [4+4]
- 8. Explain cache organization. Explain the cache mapping techniques with example. [4+6]
- 9. Highlight the role of I/O interface in a computer system. Describe the drawbacks of programmed I/O and interrupt driven I/O and explain how DMA overcomes their drawbacks.[4+6]
- 10 How can multiprocessor be classified according to their memory organization? Explain. [4]

**

37 TRIBHUVAN UNIVERSITY INSTITUTE OF ENGINEERING

Examination Control Division 2070 Ashad

Exam.	New Back (2066 & Later Batch)		
Level	BE	Full Marks	80
Programme	BEX, BCT	Pass Marks	32
Year / Part	m/1	Time	3 hrs.

	Candidates are required to give their answers in their own words as far as practicable. Attempt All questions.	
1	The figures in the margin indicate Full Marks.	
	Assume suitable data if necessary.	
1,	What is performance balance and why is it required? Explain different elements of bus design.	[6]
2	Define the addressing mode and explain the different types of addressing modes with example.	[10]
3.	What are the stages of ALU design? Explain with the example of 2-bit ALU performing addition, subtraction, ΘR and XOR .	[8]
4.	What are the differences between hardwired implementation and micro-programmed implementation of control unit? Explain with steps involved when you are designing micro-program control unit.	[4+6]
5.	What is instruction hazard in pipeline? What is the four segment instruction pipeline? Explain with example.	[2+8]
6.	How division operation can be performed? Explain with its hardware implementation.	_ [10]
7.	Draw a flowchart of floating point subtraction.	[4]
8.	What are the major differences between different cache mapping techniques? Suppose main memory has 32 blocks and Cache memory has 8 blocks when 10 blocks of main memory are used, show how mapping is performed in direct mapping technique.	[6+2]
9.	Differentiate between programmed I/O, interrupt-driven I/O and direct memory access (DMA).	[10]
10.	Explain the interprocessor synchronization with example.	[4]

[4]

36 TRIBHUVAN UNIVERSITY INSTITUTE OF ENGINEERING

Examination Control Division 2070 Chaitra

11. Explain the characteristics of multiprocessors.

Exam.	Regular		
Level	BE	Full Marks	80
Programme	BEX, BCT	Pass Marks	32
Year / Part	III / I	Time	3 hrs.

-	Candidates are required to give their answers in their own words as far as practicable.	
1	Attempt All questions.	
1	The figures in the margin indicate <u>Full Marks</u> .	
¥	Assume suitable data if necessary.	
1.	Explain the interconnection of CPU with Memory and I/O devices along with different operations over them.	[3+3]
2,	Write down the Y = A/B+(C×D) + $F(H/G)$ equation in three address, two address, one address and zero address instruction.	[8]
3.	Mention the different types of addressing modes. Compare each of them with algorithm as well as advantages and disadvantages.	[10]
4.	Differentiate between hardwired and micro-programmed control unit. How does a sequencing logic work in micro-programmed control unit to execute a micro-program?	[4+6]
5.	Explain the arithmetic pipeline and instruction pipeline with example.	[10]
6.	Explain the non-restoring division along with its algorithm, flowchart and example.	[8]
7.	Explain the Booth algorithm and multiply $Y = 8 \times 9$ using Booth algorithms.	[6]
8.	Mention the characteristics of computer memory. Differentiate between associative mappings and set associative mapping with example.	[3+5]
9.	How does DMA overcome the problems of programmed I/O and interrupt-driven I/O techniques? Explain.	[5]
		121
10.	Why IOP is use in I/O organization? Explain.	[5]

36 TRIBHUVAN UNIVERSITY INSTITUTE OF ENGINEERING

Examination Control Division 2068 Chaitra

block diagram.

10. Define the multiprocessor and its characteristics.

Exam.		Regular	
Level	8E	Full Marks	80
Programme	BEX. BCT	Pass Marks	32
Year / Part	III/I	Time	3 hrs.

[10]

[4]

Subject: -Computer	Organization a	nd Architecture	(CT 603)

✓ Candidates are required to give their answers in their own words as far as practicable.

1	Attempt All questions.	
1	The figures in the margin indicate Full Marks.	
1	Assume suitable data if necessary.	
1.	Explain the functional view and four types of operations used in computer.	[6]
2.	What are most common fields in an instruction? How can you perform X=(E+F)*(G+H) operation by using zero, one, two and three address instruction format. Assume that E, F, G, H and X are memory addresses.	[8]
3.	Define addressing mode. Explain different types of addressing modes with example.	[10]
4.	Explain various fields in micro-instruction format with neat and clean block diagram. Describe how address of control memory is selected.	[3+7]
5.	What are the hazards in instruction pipelining? How can they be resolved? Explain.	[10]
6.	Explain Booth algorithm. Use the Booth algorithm to multiply 23(multiplicand) by -21(multiplier), where each number is represented using 6 bits.	[8]
7.	Explain floating point division algorithm.	[6]
8.	Explain cache read operation. What are the demerits of direct mapping technique used in cache design and describe in details any one of the mapping technique that solves these problems.	[8]
9,	Why input-output processor is needed in an input-output organization? Explain with	2000

...

42 TRIBHUVAN UNIVERSITY INSTITUTE OF ENGINEERING

Examination Control Division 2068 Baishakh

Exam.	Regular / Back			
Level	BE	Full Marks	80	
Programme	BCT	Pass Marks	32	
Year / Part	111/1	Time	3 hrs.	

Subject: - Computer Architecture and Design

- Candidates are required to give their answers in their own words as far as practicable.
- ✓ Attempt <u>All</u> questions.
- ✓ The figures in the margin indicate Full Marks.
- ✓ Assume suitable data if necessary.
- 1. Write down the following equation in three addresses, two addresses, one address and zero address instruction. If necessary, use temporary location T to store intermediate result. Y = A + (B*C) + D. [8] 2. What are the different types of addressing modes? Compare each of them with algorithm as well as advantages and disadvantages. [8] 3. Differentiate between restoring division and non restoring division with example. . [8] 4. What are the three types of control signals? Explain the key steps of hardware $[3 \cdot 7]$ implementation of control unit. 5. What do you mean by mapping process? Differentiate between direct, associative and set [2+8] associative mapping. 6. Explain the key characteristics of computer memory systems. [8] [6] Explain the input/output interface with example. [8] 8. Compare between program I/O, interrupt driven I/O and Direct Memory Access (DMA). [6] 9. What are the steps to configure the plug and play device? Explain. [8] 10. What are the main goals of the plug and play BIOS specification? Explain.

42 TROUBLUVAN UNIVERSITY INSTITUTE OF ENGINEERING

Examination Control Division 2067 Ashadh

Exam.	Regular/Back		
Level	BE	Full Marks	80
Programme.	BCT	Pass Marks	32
Year / Part	Ш/(Time	3 hrs.

Subject: - Computer Architecture and Design

- Candidates are required to give their answers in their own words as far as practicable.
- ✓ Attempt All questions.
- ✓ The figures in the margin indicate Full Marks.
- ✓ Assume suitable data if necessary.
- Write down the Y=AB÷ (F/G) +CD equation in three-address, two address, one address and zero address instruction.
- What are the three types of data manipulation instructions used in computer?
 Explain. (8)
- 3. Explain the Booth algorithm and its hardware implementation. Multiply the 6×7 using Booth algorithm. (4+4)
- 4. What do you mean by address sequencing? Explain the address sequencing capabilities required in a control memory. (3+5)
- Why replacement algorithm is used when designing the cache? Explain with example.
- Why cache management is necessary in mapping process? Differentiate between direct mapping address structure and associative mapping address structure. (2+6)
- 7. What are the four types of I/O commands that an interface receive during the communication link between the processor and peripherals? Explain the I/O bus and interface modules. (4+4)
- 8. Mention the three possible configurations of DMA and compare them. (8)
- 9. Explain the PaP device configuration with example. (8)
- 10. Define the terms.

(4×2=8)

- a) ISA
- b) PnP Post