

Schematic Entry


Datapath




Controller




Registers




Eight_Register_16bit




D_ff_Register_16bit




∔ ALU




4 ALU_16bit




Adder_16_sign




4 Adder_16




fulladder




Memory




Instruction_Memory




Data_Memory




Memory_module_256_16







PC_Circultry




Controller




Instruction_Decoder







4 2對1多工器(8bit)




♣ 2對1多工器(16bit)




———— **4** 2對1多工器(3bit)




♣ 8對1多工器(16bit)




ImmediateGenerator(8to16)




Zero extension



ImmediateGenerator(5to16)



♣ 4對1多工器(16bit)




Verification


- 1. Find the minimum and maximum from two numbers in memory.
- Assembly code

```
Main:
00
      LLI R0, #25
      LDR R1, R0, #0
02
      LDR R2, R0, #1
04
      OUTR R1
06
      OUTR R2
08
      CMP R1, R2
0A
      BCS R1_bigger
0C
ØE
R1_bigger:
    STR R1, R0, #2
10
12
    OUTR R1
14
    HLT
```

4 Behavioral




Post-Route




可以觀察到一開始記憶體裡面的值為 12H 和 18H, 而在指令執行完後會找到最大值 18H 並輸出。


- 2. Add two numbers in memory and store the result in another memory location.
- Assembly code



Behavioral




Post-Route




把 47H 存在記憶體位址 0025H,0089H 存在記憶體位址 0026H,將兩數相加得到 結果 00D0H,相減得到結果 FFBEH。

3. Add ten numbers in consecutive memory locations.

Assembly code



Behavioral






存在記憶體的值為 $1\sim10$,可以看到結果會將每次運算的值輸出出來,也就是會計算 $(1+2+3\cdots ...9+10)=55$,並且得到 55 的正確答案。

- 4. Mov a memory block of N words from one place to another.
- Assembly code

```
Main:
00
04
06
        LLI R4, #39
Loop:
ØA
0C
        ADDI R0, R0, #1
SUBI R2, R2, #1
0E
12
        LLI R2, #10
1A
        ADDI R4, R4, #1
SUBI R2, R2, #1
1C
20
22
        HLT
```

Behavioral



Post-Route



可以看到最後的輸出是 $8\cdots 9\cdots 10$,因為我們是將 memory 裡面的 $1\sim 10$,搬到另一個記憶體位址,我們再搬完後去查看記憶體的位址裡面是否為 $1\sim 10$,可以發現 move 成功。

Hardware

```
Device Utilization Summary:
Blice Logic Utilization:
  Number of Slice Registers:
                                                           147 out of 30,064
                                                                                       1%
                                                          147
    Number used as Flip Flops:
    Number used as Latches:
                                                             0
    Number used as Latch-thrus:
                                                             0
    Number used as AND/OR logics:
                                                                          15,032
15,032
                                                           579 out of
  Number of Slice LUTs:
                                                                                       3%
                                                           451 <u>out of</u>
                                                                                       3%
    Number used as logic:
       Number using Of output only:
       Number using 05 output only:
Number using 05 and 06:
                                                             0
                                                            12
       Number used as ROM:
                                                             0
    Number used as Memory:
                                                           128 out of
                                                                           3,664
                                                                                      3%
       Number used as Dual Port RAM:
Number used as Single Port RAM:
                                                             0
                                                           128
         Number using O6 output only:
                                                             0
      Number using 05 output only:
Number using 05 and 06:
Number used as Shift Register:
                                                             Λ
                                                           128
Blice Logic Distribution:
                                                           242 out of
  Number of occupied Slices:
                                                                                      6%
  Number of MUXCYs used:
                                                             0 out of
                                                                           7,516
  Number of LUT Flip Flop pairs used:
Number with an unused Flip Flop:
                                                           662
                                                           515 out of
                                                                              662
                                                                                     77%
    Number with an unused LUT:
                                                            83 out of
                                                                                     12%
                                                                              662
    Number of fully used LUT-FF pairs:
                                                            64 out of
                                                                              662
                                                                                      9%
    Number of slice register sites lost
       to control set restrictions:
                                                             0 out of 30,064
                                                                                      0%
  A LUT Flip Flop pair for this architecture represents one LUT paired with one Flip Flop within a slice. A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
IO Utilization:
  Number of bonded IOBs:
                                                           105 out of
                                                                             250
                                                                                     42%
Specific Feature Utilization:
  Number of RAMB16BWERs:
                                                             0 out of
                                                                                      0%
  Number of RAMB8BWERs:
Number of BUFI02/BUFI02_2CLKs:
                                                                              104
                                                             0 out of
                                                                                      0%
                                                                               32
                                                             0 out of
                                                                                      0%
  Number of BUF102FB/BUF102FB_2CLKs:
                                                             0 out of
                                                                                      0%
  Number of BUFG/BUFGMUXs:
                                                             1 out of
                                                                                      6%
    Number used as BUFGs:
                                                             0
    Number used as BUFGMUX:
                                                             1
  Number of DCM/DCM_CLKGENs:
                                                             0 out of
  Number of ILOGIC2/ISERDES2s:
Number of IODELAY2/IODRP2/IODRP2_MCBs:
                                                             0 out of
                                                                                      0%
                                                             0 out of
                                                                                      0%
  Number of OLOGIC2/OSERDES2s:
                                                             0 out of
                                                                                      0%
  Number of BSCANs:
                                                             0 out of
                                                                                      0%
                                                                                4
  Number of BUFHs:
Number of BUFPLLs:
                                                             0 out of
                                                                              160
                                                                                      0%
                                                             0 out of
                                                                                      0%
                                                                                8
  Number of BUFPLL_MCBs:
                                                             0 out of
                                                                                4
                                                                                      0%
  Number of DSP48Als:
                                                             0 out of
                                                                               38
                                                                                      0%
  Number of GTPA1_DUALs:
                                                             0 out of
                                                                                      0%
  Number of ICAPs:
                                                             0 out of
                                                                                      0%
                                                                                1
  Number of MCBs:
                                                                                      0%
                                                             0 out of
  Number of PCIE_Als:
Number of PCILOGICSEs:
                                                             0 out of
                                                                                      0%
                                                                                      0%
                                                             0 out of
  Number of PLL_ADVs:
                                                             0 out of
                                                                                      0%
                                                             0 out of
                                                                                      0%
  Number of PMVs:
  Number of STARTUPs:
Number of SUSPEND_SYNCs:
                                                             0 out of
                                                                                      0%
                                                             0 out of
                                                                                      0%
```

FPGA VIEW

RTL VIEW:

Discussion

雖然之前有修過計算機組織,但是在經過這次的作業後,對於整個 CPU 的架構又更加的了解,困難的部分就是以前在寫 Verilog 時,可以直接對硬體行為做描述,但是畫 Schematic 時電路卻需要全部手動拉,所以腦中必須思考,我想要做這樣的動作,那我需要哪些硬體,因此需要更多的設計時間去想怎麼實現。另外,因為這次實作的 ISA 是之前較不熟悉的,因此在設計時,有時候會不了解這個 ISA 為什麼需要這個指令,在網路搜尋後,細細研讀,就會發現有些指令設計的精妙,也就是為什麼要如此設計,會有一種原來也可以這樣做的感覺,學習到很多,未來在設計硬體電路時,也不會一昧的亂打 Verilog,心中也會浮現那塊理想的電路。