Process Technology: TSMC (CL013G)

Features

- Precise Optimization for TSMC's Eight-Layer Metal 0.13um (CL013G) CMOS Process
- High Density (area is 0.02mm²)
- Fast Access Time (1.40ns at fast@0C process 1.32V, 0°C)
- Fast Cycle Time (1.27ns at fast@0C process 1.32V, 0°C)
- One Read Port
- Completely Static Operation
- Near-Zero Hold Time (Data, Address, and Control Inputs)

High-Speed Single-Port Synchronous Diffusion ROM

rom_1024x4_t13 1024X4, Mux 16, Drive 6

Memory Description

The 1024X4 ROM is a high-performance, synchronous single-port, 1024-word by 4-bit memory designed to take full advantage of TSMC's eight-layer metal, $0.13\mu m$ (CL013G) CMOS process.

The diffusion ROM's storage array is composed of diffusion-programmable single-transistor cells with fully static memory circuitry. The diffusion ROM operates at a voltage of $1.2V \pm 10\%$ and a junction temperature range of -40.0° C to $+125^{\circ}$ C.

Pin Description


Pin	Description			
A[9:0]	Addresses (A[0] = LSB)			
CLK	Clock Input			
CEN	Chip Enable			
Q[3:0]	Data Outputs (Q[0] = LSB)			

Area

Area Type	Width (mm)	Height (mm)	Area (mm²)
Core	0.14	0.15	0.02
Footprint	0.15	0.16	0.02


The footprint area includes the core area and userdefined power ring and pin spacing areas.

Symbol






Diffusion ROM Block Diagram



Diffusion ROM Timing Diagram

Figure 1. Synchronous Single Read-Cycle Timing



Rising delays are measured at 50% of VDD and falling delays are measured at 50% of VDD. Rising and falling slews are measured from 10% VDD to 90% VDD.

Diffusion ROM Logic Table

CEN	Data Out	Mode	Function
Н	Last Data	Standby	Address inputs are disabled, and the port cannot be accessed for new reads. Data outputs remain stable.
L	ROM Data	Read	Data on the output bus Q[n-1:0] is read from the memory location specified on the address bus A[m-1:0].

Diffusion ROM Timing

Parameter	Symbol	Fast@-40C Process 1.32V, -40°C		Fast@0C Process 1.32V, 0°C		Typical Process 1.20V, 25°C		Slow Process 1.08V, 125°C	
		Min (ns)	Max (ns)	Min (ns)	Max (ns)	Min (ns)	Max (ns)	Min (ns)	Max (ns)
Cycle time	t _{cyc}	0.87		0.92		1.27		2.05	
Access time ^{1,2}	t _a	0.85			0.90		1.40		2.24
Address setup	t _{as}	0.17		0.18		0.26		0.48	
Address hold	t _{ah}	0.00		0.00		0.00		0.00	
Chip enable setup	t _{cs}	0.23		0.25		0.34		0.60	
Chip enable hold	t _{ch}	0.00		0.00		0.00		0.00	
Clock high	t _{ckh}	0.04		0.04		0.06		0.09	
Clock low	t _{ckl}	0.07		0.08		0.13		0.22	
Clock rise slew	t _{ckr}		4.00		4.00		4.00		4.00
Output load factor (ns/pF)	K _{load}		0.47		0.49		0.65		0.91

 $^{^{1} \ \}text{Parameters have a load dependence (K}_{load}), \ \text{which is used to calculate: } \ \textit{TotalDelay} = \textit{FixedDelay} + (\textit{Kload} \times \textit{Cload}) \ .$

Pin Capacitance

Pin	Fast@-40C Process 1.32V, -40°C			Slow Process 1.08V, 125°C	
	Value (pF)	Value (pF)	Value (pF)	Value (pF)	
A[j]	0.029	0.030	0.028	0.026	
CLK	0.472	0.490	0.427	0.446	
CEN	0.007	0.007	0.007	0.007	

Power

5000.00MHz Operation

Condition	Fast@-40C Process 1.32V, -40°C	Fast@0C Process 1.32V, 0°C	Typical Process 1.20V, 25°C	Slow Process 1.08V, 125°C	
	Value (mA)	Value (mA)	Value (mA)	Value (mA)	
AC Current	185.166	176.327	154.896	151.965	
Peak Current	123.008	119.888	83.169	46.965	
Deselected Current ¹	20.233	21.266	17.873	17.267	
Standby Current ²	0.002	0.004	0.002	0.013	

¹ Value assumes diffusion ROM is deselected, all addresses switch, and 50% of input pins switch. The logic-switching component of deselected power becomes negligibly small if the input pins are held stable by externally controlling these signals with chip

² Access time is defined as the slowest possible output transition for the typical and slow corners, and the fastest possible output transition for the fast corner.

² Value is independent of frequency and assumes all inputs and outputs are stable.

Clock Noise Limit

Signal	Fast@-40 1.32V,	C Process -40°C	Fast@0C Process 1.32V, 0°C		Typical Process 1.20V, 25°C		Slow Process 1.08V, 125°C	
Signal	Pulse Width (ns)	Voltage (V)	Pulse Width (ns)	Voltage (V)	Pulse Width (ns)	Voltage (V)	Pulse Width (ns)	Voltage (V)
CLK	10.00	0.60	10.00	0.59	10.00	0.58	10.00	0.54

The clock noise limit is the maximum CLK voltage allowable for the indicated pulse width without causing a spurious memory cycle or other memory failure.

Power and Ground Noise Limit

Signal	Fast@-40C Process 1.32V, -40°C	Fast@0C Process 1.32V, 0°C	Typical Process 1.20V, 25°C	Slow Process 1.08V, 125°C Voltage (V)	
	Voltage (V)	Voltage (V)	Voltage (V)		
Power	0.13	0.11	0.12	0.11	
Ground	0.13	0.11	0.12	0.11	

The power/ground noise limit is the maximum supply voltage transition allowable without causing a memory failure.