

# NCTU-EE DCS – 2017

## Lab07 Exercise


### Design: Vending Machine

#### Data Preparation

1. Extract test data from TA's directory:  
**% tar xvf ~dcsta02/LAB07.tar**
2. The extracted LAB directory contains:
  - a. Exercise/ :your design

#### Design Description and Example Wave

In this lab , you are asked to implement a vending machine. This vending machine contains seven difference items to sell. You can buy item by pressing the different button or you can press the return money button to get money back.



Ex1:

Price[item1, item2, item3, item4, item5, item6, item7]  
= [15, 18, 22, 25, 18, 10, 22]  
coin\_in sequence is [6'd5, 6'd10, 6'd50, 6'd50]  
And you press the btn\_coin\_rtn.

Then the output signals will be:

btn\_item = 3'd0  
coin\_out\_50 = 2'd2  
coin\_out\_10 = 2'd1  
coin\_out\_5 = 1'd1  
coin\_out\_1 = 2'd0

Ex2:

Price[item1, item2, item3, item4, item5, item6, item7]  
= [5'd15, 5'd18, 5'd22, 5'd25, 5'd18, 5'd10, 5'd22]  
coin\_in sequence is [6'd50, 6'd1, 6'd5, 6'd50]  
And you press the btn\_item[2:0] = 3'd6

Then the output signals will be:

btn\_item = 3'b6  
coin\_out\_50 = 2'd1  
coin\_out\_10 = 2'd4  
coin\_out\_5 = 1'd1  
coin\_out\_1 = 2'd1

Ex3:

Price[item1, item2, item3, item4, item5, item6, item7]

= [5'd15, 5'd18, 5'd22, 5'd25, 5'd18, 5'd10, 5'd22]

coin\_in sequence is [6'd5, 6'd1, 6'd1, 6'd1]

And you press the btn\_item[2:0] = 3'd6

Then the output signals will be:

btn\_item = 3'b0

coin\_out\_50 = 2'd0

coin\_out\_10 = 2'd0

coin\_out\_5 = 1'd0

coin\_out\_1 = 2'd0

**If the inserted coins are not enough to buy the item, the coin can be used for the next input.**

The next coin\_in sequence is [6'd10, 6'd5, 6'd5, 6'd10]

And you press the btn\_item[2:0] = 3'd6

Then the output signals will be:

btn\_item = 3'd6

coin\_out\_50 = 2'd0

coin\_out\_10 = 2'd2

coin\_out\_5 = 1'd1

coin\_out\_1 = 2'd3

## Inputs

---

1. All input signals will be **synchronized** at **negative edge** of the clock.

I/O	Signal name	Description
Input	<b>clk</b>	Clock
Input	<b>rst_n</b>	Asynchronous active-low reset. You should set all your outputs to 0 when rst_n is low
Input	<b>in_valid_price</b>	item_price[4:0] is valid when in_valid is high.
Input	<b>in_valid</b>	Input signals is valid when in_valid is high.
Input	<b>item_price[4:0]</b>	item_price[4:0] will be given in continuously 7 cycles
Input	<b>coin_in[5:0]</b>	When in_valid is high, coin_in[5:0] will be given in continuously 4 cycles
Input	<b>btn_item[2:0]</b>	When in_valid is high, at the 5th cycle btn_item[2:0] will be given
Input	<b>btn_coin_rtn</b>	When in_valid is high, at the 5th cycle btn_coin_rtn will be given

## Outputs

---

1. Output signals are synchronized at clock positive edge.
2. The TA's pattern will capture your output for checking at clock negative edge.

I/O	Signal name	Description
Output	<b>out_valid</b>	<b>out_valid</b> should be low after initial reset and not be raised when <b>in_valid</b> is <b>high</b> .  <b>out_valid</b> should be set to high when your output value is ready, and will be high for <b>1</b> cycle.
Output	<b>item_out[2:0]</b>	Item_out = 2'b00 means no item is bought
Output	<b>coin_out_50</b>	The 50 coins which vending machine returns
Output	<b>coin_out_10</b>	The 10 coins which vending machine returns
Output	<b>coin_out_5</b>	The 5 coins which vending machine returns
Output	<b>coin_out_1</b>	The 1 coins which vending machine returns

## Specifications


---

1. Top module name : **vm** (Filename: vm.sv)
2. Input ports: **clk**, **rst\_n**, **in\_valid\_price**, **in\_valid**, **btn\_coin\_rtn**, **coin\_in[5:0]**, **btn\_item[2:0]**, **item\_price[4:0]**
3. Output ports: **out\_valid**, **item\_out[2:0]**, **coin\_out\_50[2:0]**, **coin\_out\_10[2:0]**, **Coin\_out\_5**, **coin\_out\_1[2:0]**
4. It is an **asynchronous active-low reset** and **positive edge clk** architecture
5. The clock period of the design is **4ns**.
6. The input delay is set to **1.5ns**.
7. The output delay is set to **1.5ns**, and the output loading is set to **0.05**.
8. The next group of inputs will come in **1~9** cycles after your **out\_valid** is over.

9. After synthesis, please check **syn.log** file that can not include any **Latch & Error**.
10. After synthesis, you can check alu.area and alu.timing. The area report is valid when the slack in the end of **timing report** is **non-negative**.
11. The latency for one case should be smaller than **1000 cycles**.

### Block Diagram

---



### Note


---


1. Grading policy:
  - a. Pass the RTL simulation
  - b. Synthesis successful  
(**no Latch and Error**)  
(**slack in the timing report is non-negative**)
  - c. Using For loop is not allowed.
  - d. All registers should have reset function.
  - e. **Plagiarism is not allowed.**
2. Template folders and reference commands:
  - a. 01\_RTL/ (RTL simulation) **./01\_run**
  - b. 02\_SYN/ (Synthesis) **./01\_run\_dc**  
(Check the design which contain **latch** or not in **syn.log**)  
(Check the design's timing in /Report/**core.timing**)

### Sample Waveform


---

#### Return money





### Buy item(get)



### Buy item(not get)

