

# NCTU-EE DCS – 2017

## Lab Test

### Design: Matrix Multiplier

#### Data Preparation

1. Extract test data from TA's directory:  
`% tar xvf ~dsta02/test.tar`
2. The extracted LAB directory contains:
  - a. Exercise/ :your design

#### Design Description and Example Wave

In this test, you need to implement a 2 by 2 matrix multiplier. There will be 2 input matrix and a number to rotate matrixes (at the first cycle). According to the input signal to rotate these two matrix and do the matrix multiplication.

Following is the example:

The matrix A is  $\begin{bmatrix} in1 & in2 \\ in3 & in4 \end{bmatrix}$ , and the matrix B is  $\begin{bmatrix} in5 & in6 \\ in7 & in8 \end{bmatrix}$

If  $in0 = 8'd0$ , out matrix =  $\begin{bmatrix} in1 & in2 \\ in3 & in4 \end{bmatrix} \times \begin{bmatrix} in5 & in6 \\ in7 & in8 \end{bmatrix} = \begin{bmatrix} out0 & out1 \\ out2 & out3 \end{bmatrix}$

If  $in0 = 8'b0000\_1001$ , out matrix =  $\begin{bmatrix} in4 & in3 \\ in2 & in1 \end{bmatrix} \times \begin{bmatrix} in7 & in5 \\ in8 & in6 \end{bmatrix}$

(inN: Nth input of in[7:0])

(outN: Nth output of out[16:0])

$in0[1:0]$  is the rotating number for matrix B, and  $in0[3:2]$  is for matrix A.

According to the value of  $in0[1:0]$  and  $in0[3:2]$  to turn the matrixes clockwise.

$$\begin{aligned} C0 &= a1 \times b1 + a2 \times b3 \\ C1 &= a1 \times b2 + a2 \times b4 \\ C2 &= a3 \times b1 + a4 \times b3 \\ C3 &= a3 \times b2 + a4 \times b4 \end{aligned}$$

in 0

①  $\begin{matrix} a3 & a1 \\ a4 & a2 \end{matrix}$

②  $\begin{matrix} a4 & a3 \\ a2 & a1 \end{matrix}$

③  $\begin{matrix} a2 & a4 \\ a1 & a3 \end{matrix}$

輸出 4 cycle



## Inputs

1. All input signals will be **synchronized** at **negative edge** of the clock.

I/O	Signal name	Description
Input	<b>clk</b>	Clock
Input	<b>rst_n</b>	Asynchronous active-low reset. You should set all your outputs to 0 when rst_n is low
Input	<b>in_valid</b>	<b>in[7:0]</b> is valid when in_valid is high.
Input	<b>in[7:0]</b>	The unsigned <b>in[7:0]</b> is valid only when <b>in_valid</b> is high, and is delivered for 9 cycles. The first cycle is the rotating number, its range is from 0 to 8'd15.

3ns

latency < 100

76543210


## Outputs

1. Output signals are synchronized at clock positive edge.
2. The TA's pattern will capture your output for checking at clock negative edge.

I/O	Signal name	Description
Output	<b>out[16:0]</b>	<b>out</b> should output the answer sequence for continuously 4 cycles.
Output	<b>out_valid</b>	<b>out_valid</b> should be low after initial reset and not be raised when <b>in_valid</b> is high. <b>out_valid</b> should be set to high when your output value is ready, and will be high for 4 cycles.




## Block Diagram



## Note

1. Grading policy:
  - a. Pass the RTL simulation
  - b. Synthesis successful  
(no Latch and Error)  
(slack in the timing report is non-negative)
  - c. Using For loop is not allowed.
  - d. All registers should have reset function.
  - e. Plagiarism is not allowed.
2. Template folders and reference commands:
  - a. 01\_RTL/ (RTL simulation) **./01\_run**
  - b. 02\_SYN/ (Synthesis) **./01\_run\_dc**  
(Check the design which contain **latch** or not in **syn.log**  
(Check the design's timing in **/Report/test.timing**)

## Sample Waveform





## Specifications

---

1. Top module name : **test** (Filename: **test.sv**)
2. Input ports: **clk**, **rst\_n**, **in\_valid**, **in [7:0]**
3. Output ports: **out[16:0]**, **out\_valid**
4. It is an **asynchronous active-low reset** and **positive edge clk** architecture
5. The clock period of the design is **3ns**.
6. The input delay is set to **1.5ns**.
7. The output delay is set to **1.5ns**, and the output loading is set to **0.05**.
8. The next group of inputs will come in **1~9** cycles after your **out\_valid** is over.
9. After synthesis, please check **syn.log** file that can not include any **Latch & Error**.
10. After synthesis, you can check test.area and test.timing. The area report is valid when the slack in the end of **timing report** is **non-negative**.
11. The latency for one case should be smaller than **100 cycles**.