

2023 Digital IC Design Homework 1

NAME	江坤諦						
Student ID	N16100242						
Functional Simulation Result							
Stage 1	Pass	Stage 2	Pass	Stage 3	Pass	Stage 4	Pass
Stage 1							
<pre> # -----Stage 1 : Maximum selection with 4-input MMS----- # # -----Stage 1 : Pass! ----- # </pre>							
Stage 2							
<pre> # -----Stage 2 : Minimum selection with 4-input MMS----- # # -----Stage 2 : Pass! ----- # </pre>							
Stage 3							
<pre> # -----Stage 3 : Maximum selection with 8-input MMS----- # # -----Stage 3 : Pass! ----- # </pre>							
Stage 4							
<pre> # -----Stage 4 : Minimum selection with 8-input MMS----- # # -----Stage 4 : Pass! ----- # </pre>							
Description of your design							
<p>I simply write the code by intuition with homework description. In homework description, Table II provide the selection case of the multiplexer. Back to the code, I give a variable name `cmp` represent all the MUX output. So, in `MMS_4num.v`, there are three MUXs description with always block. Similar in `MMS_8num`, a MUX description with always block.</p>							