



CHIATECH JOURNAL

SETEHEM · Volume 1, Issue 1 · Pioneer July/August 2026 · Part 2 · e046

PIONEER PUBLICATION · ACCEPTED ARTICLE · ORIGINAL ENGINEERING RESEARCH · ELECTRICAL/ELECTRONIC ENGINEERING · POWER ELECTRONICS · CONTROL SYSTEMS

Design, Small-Signal Modeling and Prototype Implementation of a 24 V-to-19 V PWM Buck Converter with Type-III Voltage-Mode Compensation

CHIA, Shiaoondo Kenneth^{1*}. AMENGER, Gbaden²
GOSHWE, N. Y.³

¹ CHIA TECH Solutions and Resources Limited, Nigeria; original project investigator, Department of Electrical/Electronic Engineering, Federal University of Agriculture Makurdi (2016)

²Nigeria Customs Service, Ogun State Command, Nigeria. original project investigator, Department of Electrical/Electronic Engineering, Federal University of Agriculture Makurdi (2016)

³Department of Electrical/Electronic Engineering, Federal University of Agriculture Makurdi, Nigeria; project supervisor (2016)

*Corresponding author: chiakenneth01@gmail.com · ORCID: <https://orcid.org/0009-0009-6434-4586>

ARTICLE TYPE Original Engineering Research	VOLUME / ISSUE 1(1)	ELOCATOR e046
PUBLICATION Pioneer July/August · Part 2	IDENTIFIERS ISSN: Pending assignment	JOURNAL DOI Pending registration

Abstract

Background: A 2016 engineering project at the Federal University of Agriculture Makurdi designed and implemented a pulse-width-modulated buck converter to step 24 V DC down to a regulated 19 V output. Objective: This article converts that archived project into a compact, publication-ready engineering paper, reconstructing the power-stage mathematics, voltage-mode feedback loop and Type-III compensation while preserving the documented prototype and simulation evidence. Methods: The archived specifications were audited and re-expressed using continuous-conduction-mode (CCM) equations, small-signal control-to-output modeling, K-factor pole-zero placement and analytical ripple calculations. The source specifies 24 V input, 19 V rated output, 3.5 A, 66.5 W, 30 kHz switching, $L = 251 \mu\text{H}$, $C = 15 \mu\text{F}$, capacitor ESR = 10 m Ω and inductor DCR = 2 m Ω . Results: The ideal duty ratio is 0.7917. At the 3.5 A design point the equivalent rated load is 5.43 Ω , while the archived simulation schematic separately uses a nominal 5 Ω test load. The reconstructed inductor ripple is approximately 0.526 A peak-to-peak (15.0% of rated output current), with an analytical output-ripple estimate of about 0.151 V peak-to-peak when capacitive and ESR terms are combined. The LC double-pole frequency is approximately 2.594 kHz and the capacitor-ESR zero approximately 1.061 MHz. The documented Type-III network ($R1 = 2.2 \text{ k}\Omega$, $R2 = 5.9 \text{ k}\Omega$, $R3 = 38.8 \Omega$, $C1 = 34.2 \text{ nF}$, $C2 = 0.6 \text{ nF}$, $C3 = 90 \text{ nF}$) is consistent with a voltage-mode compensation strategy that places two zeros around the LC resonance and high-frequency poles above the crossover region. Conclusion: The archived design is technically coherent at its rated point and demonstrates the engineering value of PWM, CCM energy transfer and Type-III loop shaping. The article also identifies legacy reporting inconsistencies that should not be interpreted as new measurements, notably the source wording that labels 19 V and 3.5 A as ripple values.

Keywords: buck converter; DC-DC conversion; pulse-width modulation; voltage-mode control; Type-III compensation; K-factor; small-signal model; continuous conduction mode; power electronics

Suggested citation: Chia, S. K., & Goshwe, N. Y. (2026). Design, small-signal modeling and prototype implementation of a 24 V-to-19 V PWM buck converter with Type-III voltage-mode compensation. CHIATECH JOURNAL · SETEHEM, 1(1), e046.

1. Introduction

Switch-mode DC-DC converters regulate voltage by transferring energy through controlled switching rather than dissipating the excess voltage as heat. In the buck topology, a high-side switch, freewheeling path, inductor and output capacitor form a second-order power stage whose average output is controlled primarily through duty ratio. Modern design guidance continues to treat the inductor-current ripple, output-capacitor ESR, switching frequency and control-loop bandwidth as coupled design variables (Hauke, 2015; Analog Devices, n.d.-a). The archived project that forms the evidence base for this article was completed in April 2016 by Chia S. Kenneth under the supervision of Goshwe N. Y. It targeted a 24 V-to-19 V PWM converter, used voltage feedback and Type-III compensation, and reported both simulation and Vero-board implementation.

The output is sensed continuously; compensation shapes loop gain before PWM duty-cycle modulation.



1.1 Contribution and evidence provenance

Evidence provenance and reproducibility boundary



2. Buck-Converter Theory and Voltage-Mode Control

2.1 Ideal conversion ratio and switching interval

$$D = \frac{t_{on}}{T_s}, T_s = \frac{1}{f_s}, V_o = D V_{in} \quad (1)$$
$$D = \frac{19}{24} = 0.7917 (79.17\%) \quad (2)$$

CHIATECH JOURNAL
SETEHM · OPEN ACCESS · DOUBLE-BLIND PEER REVIEW

CHIATECH JOURNAL
SETEHM · OPEN ACCESS · DOUBLE-BLIND PEER REVIEW

Small-signal frequency-response reconstruction (not a replacement for the archived MATLAB traces)




Figure 3. Power-stage states. During Q1 ON-time the source charges the inductor and supplies the load; during OFF-time the diode provides a current path so that inductor current remains continuous.

2.2 Inductor-current ripple and CCM condition

During the ON interval, the ideal inductor voltage is $V_{in} - V_o$; during the OFF interval it is approximately $-V_o$. The peak-to-peak current ripple is therefore

$$\Delta I_L = \frac{(V_{in} - V_o)D}{Lf_s} = \frac{V_o(1-D)}{Lf_s} \quad (3)$$

$$\Delta I_L = \frac{(24 - 19)(0.7917)}{(251 \times 10^{-6})(30 \times 10^3)} \approx 0.526 A_{pp} \quad (4)$$

At the 3.5 A rated operating point, the reconstructed current range is approximately 3.237 to 3.763 A. Because the minimum remains well above zero, the rated point is unambiguously in CCM.

2.3 Output-capacitor ripple

For a triangular capacitor current in CCM, a common first-order ripple estimate is the sum of the capacitive charging term and the capacitor-ESR term:

$$\Delta V_o \approx \frac{\Delta I_L}{8f_s C} + \Delta I_L R_{ESR} \quad (5)$$

$$\Delta V_o \approx 0.146 + 0.005 \approx 0.151 V_{pp} \quad (6)$$

2.4 Voltage-mode PWM control

The project uses a single outer voltage loop. The output-voltage error is amplified and shaped by the compensator; the resulting control voltage is compared with a fixed-frequency sawtooth to generate the gate PWM. This is the conventional voltage-mode architecture described in contemporary control-loop guidance, in which the LC double pole introduces up to -180° phase shift and usually motivates Type-III compensation when a wider bandwidth is desired (Analog Devices, n.d.-a, n.d.-b).

CHIATECH JOURNAL
SETEHM · OPEN ACCESS · DOUBLE-BLIND PEER REVIEW

CHIATECH JOURNAL
SETEHM · OPEN ACCESS · DOUBLE-BLIND PEER REVIEW

Type III compensation reconstructed from the archived component set




Figure 4. PWM timing at the rated ideal duty ratio. The 2 V sawtooth level is included as a reconstruction because the archived Type-III component table contains a 2 V modulation quantity; the exact original comparator scale is not independently recoverable from the source plots.

3. Design Reconstruction

3.1 Archived specifications and source reconciliation

Parameter	Value	Evidence / interpretation
Input voltage	24 V	Directly specified in Table 3.1
Rated output voltage	19 V	Directly specified
Rated output current	3.5 A	Directly specified
Rated output power	66.5 W	$19 \text{ V} \times 3.5 \text{ A}$
Switching frequency	30 kHz	Directly specified
Inductor	251 μH ; DCR 2 m Ω	Documented schematic/component list
Output capacitor	15 μF ; ESR 10 m Ω	Documented schematic/component list
Rated equivalent load	5.43 Ω	Derived from $19 \text{ V} / 3.5 \text{ A}$
Simulation/bench nominal load	5 Ω	Documented in full schematic
Compensation	Type III	Documented K-factor design

Table 1. Design specification and reconciliation. The 5.43 Ω rated equivalent load and the archived 5 Ω simulation load are not treated as the same condition.

Buck power stage and inductor-current paths during one switching period




Figure 5. Rated-point engineering quantities derived from the documented design parameters.

3.2 Power, load and switch stress

$$P_o = V_o I_o = 19 \times 3.5 = 66.5 \text{ W} \quad (7)$$

$$R_{L, \text{rated}} = \frac{V_o}{I_o} = \frac{19}{3.5} = 5.43 \, \Omega \quad (8)$$

For the ideal design point, the MOSFET must conduct approximately the inductor current during D·Ts and block approximately V_{in} during OFF-time; the freewheeling diode carries the inductor current during $(1-D)$ ·Ts. Practical device selection therefore requires voltage margin above 24 V, current margin above the reconstructed peak current, low conduction loss and switching performance compatible with 30 kHz. The archived schematic identifies Q1 as a MOSFET and lists a 3 A diode selection in the design narrative, while another component table identifies an IN4141-type device. That naming inconsistency is retained as a source limitation; e046 does not substitute a specific modern part number without a new hardware audit.

3.3 Output filter frequencies

The undamped LC natural frequency and the capacitor-ESR zero are

$$f_0 = \frac{1}{2\pi\sqrt{LC}}, f_{ESR} = \frac{1}{2\pi R_{ESR} C} \quad (9)$$

$$f_0 \approx 2.594 \text{ kHz}, f_{ESR} \approx 1061.0 \text{ kHz} \quad (10)$$

The source report independently states an output-filter double-pole frequency of 2.594 kHz, which agrees closely with the reconstruction above. Because the ESR zero is far above the LC resonance, the capacitor does not provide useful phase lead near crossover; this supports the documented choice of Type-III compensation.

3.4 Type-III compensation and K-factor interpretation

A Type-III compensator contributes one pole at the origin, two finite zeros and two high-frequency poles. A convenient generic form is

$$G_c(s) = K_c \frac{(1+s/\omega_{z1})(1+s/\omega_{z2})}{s(1+s/\omega_{p1})(1+s/\omega_{p2})} \quad (11)$$

The archived project uses a K-factor design and reports a required phase boost of approximately 150°. For the common Type-III K-factor relation

$$K = \tan^2 \left(45^\circ + \frac{\phi_{boost}}{4} \right) \quad (12)$$

$$K = \tan^2(82.5^\circ) \approx 57.70 \quad (13)$$

This reproduces the archived reported K-factor of about 57.7. The source component set is listed below.

Component	Archived value	Functional role in reconstruction
R1	2.2 k Ω	low-frequency gain / feedback path
R2	5.9 k Ω	first lead branch
R3	38.8 Ω	high-frequency pole branch
C1	34.2 nF	integral / pole placement
C2	0.6 nF	lead zero branch
C3	90 nF	second lead / high-frequency branch



Evidence provenance and reproducibility boundary



This preserves the project as genuine historical engineering work while separating archived observations from 2026 analytical reconstruction.

Figure 6. Clean Type-III network reconstruction and the design pole-zero placement used for the analytical loop model. Exact original op-amp parasitics are not modeled.

4. Analytical Results and Comparison with Archived Evidence

4.1 Rated-point ripple and CCM behavior

Rated-point ripple reconstruction using $L = 251 \mu\text{H}$, $C = 15 \mu\text{F}$, $\text{ESR} = 10 \text{ m}\Omega$ and $f_s = 30 \text{ kHz}$




Figure 7. Analytical rated-point ripple. These are reconstructed theoretical waveforms from the documented L , C , ESR , f_s , V_{in} and V_o ; they are not digitized measurements from the archived MATLAB figure.

The reconstructed inductor ripple of 0.526 A p-p is exactly 15.0% of the rated 3.5 A current, closely matching the project design target of 15% current ripple. The corresponding output-voltage ripple estimate is about 0.151 V p-p, or 0.80% of the 19 V output. This distinction matters because the archived report states that the “measured ripple” values are 19 V and 3.5 A; those numbers coincide with the output-voltage and rated-current levels rather than plausible ripple amplitudes. e046 therefore treats that wording as a legacy reporting error and does not reproduce it as a ripple measurement.

4.2 Small-signal power-stage model

For an approximate voltage-mode analysis that retains capacitor ESR but neglects detailed switch, diode, op-amp and layout parasitics, the control-to-output plant can be represented as

$$G_{vd}(s) \approx V_{in} \frac{1 + s R_{ESR} C}{LC s^2 + (L/R_L) s + 1} \quad (14)$$



The Type-III zeros were placed around one-half of f_0 and f_0 , with a high-frequency pole near $f_s/2$ and another near the capacitor-ESR zero. The compensator gain was normalized so that the open-loop magnitude crosses 0 dB near 6 kHz (approximately $f_s/5$), consistent with the archived design narrative that crossover should remain well below the switching frequency.

Rated-point ripple reconstruction using $L = 251\ \mu\text{H}$, $C = 15\ \mu\text{F}$, $\text{ESR} = 10\ \text{m}\Omega$ and $f_s = 30\ \text{kHz}$




Figure 8. Analytical Bode reconstruction. With the stated pole-zero placement and normalization, the loop crosses near 6 kHz with an indicative phase margin of about 54.5°. This plot is an e046 analytical reconstruction, not a claim that the original archived MATLAB Bode trace had exactly these numerical coordinates.

4.3 Archived simulation and prototype evidence

The source report documents a full Proteus-style schematic, a MATLAB/Simulink converter model, PWM waveforms, output-voltage/load-current plots and implementation first on a breadboard and then on Vero board. It concludes that the converter produced the 19 V target from 24 V at 30 kHz and reports efficiency above 81% together with a 0.5 s settling-time statement. However, the archived pages available for this publication do not provide a traceable efficiency table, calibrated oscilloscope scales or a complete load sweep from which those two performance claims can be independently recomputed. Accordingly, they are retained as archived project observations rather than elevated to newly verified 2026 measurements.

5. Discussion

5.1 What the design demonstrates

First, the power-stage sizing is internally coherent at the central design point: the 79.17% duty ratio follows directly from the target voltage ratio, and the 251 μH inductor produces almost exactly the intended 15% current ripple at 30 kHz. Second, the 15 μF capacitor with 10 m Ω ESR gives a sub-1% first-order output-ripple estimate at rated current, illustrating how capacitor selection and ESR jointly shape both ripple and loop dynamics. Third, the LC resonance near 2.6 kHz is close enough to the intended control bandwidth that simple integral compensation would be inadequate for a fast voltage-mode loop; Type III is therefore a technically defensible choice. This agrees with modern guidance that voltage-mode buck converters frequently require two compensating zeros around the LC resonance and high-frequency poles to preserve phase margin while attenuating switching noise (Analog Devices, n.d.-a; Texas Instruments, 2010).

5.2 Source inconsistencies and how e046 handles them

Legacy issue	Archived statement	Publication treatment
Rated load vs schematic load	19 V/3.5 A = 5.43 Ω , but schematic uses 5 Ω	Treat 5.43 Ω as rated design point and 5 Ω as separate nominal bench/simulation load.
“Ripple” statement	19 V and 3.5 A called ripple values	Recognize these as operating levels; do not present them as ripple amplitudes.
Diode identification	Narrative says 3 A selection; table names IN4141/IN4141-like device	Do not infer an exact final diode part without hardware audit.
Efficiency/load-current sentence	Reports >81% over “0.5 mA to 1.26 mA,” inconsistent with 66.5 W rated design	Retain as archived claim only; do not use as validated rated-current evidence.



Legacy issue	Archived statement	Publication treatment
Simulation software naming	Proteus appears in design description; MATLAB/Simulink appears in results	Treat both as parts of the archived workflow rather than forcing one-tool provenance.

Table 2. Transparent treatment of legacy reporting inconsistencies. No unsupported correction is presented as if it were an original measurement.

5.3 Engineering upgrades for a contemporary re-build

A new build should retain the topology-learning value of the project while improving measurement traceability and protection. Recommended upgrades are: (i) use a modern low-RDS(on) MOSFET and a diode/synchronous rectifier with documented voltage/current margin; (ii) add input and output decoupling close to the switching loop; (iii) measure loop gain with a frequency-response analyzer or injection method rather than relying only on simulation; (iv) record output ripple with bandwidth-limited differential probing and clearly stated probe ground technique; (v) log input power and output power simultaneously to produce an efficiency curve versus load; (vi) quantify startup overshoot and settling time against a defined tolerance band; and (vii) use current limiting, over-voltage protection, thermal sensing and controlled dead time where appropriate. Modern vendor guidance also recommends verifying the calculated loop against time-domain load transients and component tolerances rather than treating a nominal Bode plot as sufficient by itself (Analog Devices, n.d.-b).

6. Conclusion

The 24 V-to-19 V PWM buck converter project is a defensible foundation for a technical journal article when its historical evidence and its modern analytical reconstruction are clearly separated. The core design is mathematically consistent: $D \approx 0.7917$, $P_{out} = 66.5\text{ W}$ at 3.5 A, the 251 μH inductor yields about 0.526 A p-p ripple at 30 kHz, and the LC resonance is approximately 2.594 kHz. The documented Type-III network and K-factor of about 57.7 are consistent with the need for substantial phase boost in voltage-mode control. The original project further documents MATLAB/Simulink and Proteus-based development and a Vero-board implementation that achieved the 19 V target. The most important publication improvement in e046 is evidentiary discipline: analytical results are explicitly labeled, legacy inconsistencies are exposed rather than hidden, and no new bench precision is invented from uncalibrated historical plots.

Declarations

Authorship/provenance: The archived project identifies CHIA S. KENNETH as the student investigator and ENGR. DR. GOSHWE N. Y. as supervisor. e046 presents these two project contributors as authors following editorial instruction; the 2016 role labels are preserved transparently. **Funding:** No external funding is documented in the archived project. **Competing interests:** None declared. **Data and materials:** The article is derived from the archived project report and its embedded schematics/simulation figures. No new raw oscilloscope or efficiency dataset is claimed. **Ethics:** Not applicable; the work concerns an electrical power-conversion prototype and contains no human or animal participants.

Author Contributions

Contributor	Documented / reconstructed role
Chia, Shiaoondo Kenneth & Amenger Gbaden	Original project investigation; converter design and calculation; simulation workflow; prototype implementation; 2026 technical reconstruction and manuscript development.
Goshwe, N. Y.	Original project supervision and engineering review; 2026 manuscript-level technical review role attributed from the documented supervisory relationship. No unrecorded experimental contribution is assumed.

References

Analog Devices. (n.d.-a). AN-149: Modeling and loop compensation design of switching mode power supplies. Analog Devices.
Analog Devices. (n.d.-b). What is a control system and how to design a control loop for a DC-to-DC converter. Analog Devices.
Chia, S. K. (2016). Design and implementation of a 24 V to 19 V DC-DC buck converter using pulse width modulation [B.Eng. project]. Federal University of Agriculture Makurdi, Nigeria.
Day, M. (2004). Optimizing low-power DC/DC designs: External versus internal compensation. Texas Instruments.
Erickson, R. W., & Maksimović, D. (2020). Fundamentals of power electronics (3rd ed.). Springer.
Hauke, B. (2015). Basic calculation of a buck converter's power stage (SLVA477B). Texas Instruments.
Kazimierczuk, M. K. (2015). Pulse-width modulated DC-DC power converters (2nd ed.). Wiley.
Mattingly, D. (2003). Designing stable compensation networks for single phase voltage mode buck regulators (TB417.1). Intersil.
Meeks, D. (2008). Loop stability analysis of voltage mode buck regulator with different output capacitor types—continuous and discontinuous modes (SLVA301). Texas Instruments.
Mohan, N., Undeland, T. M., & Robbins, W. P. (2003). Power electronics: Converters, applications, and design (3rd ed.). Wiley.
Pressman, A. I., Billings, K., & Morey, T. (2009). Switching power supply design (3rd ed.). McGraw-Hill.
Schelle, D., & Castorena, J. (2006). Buck-converter design demystified. Power Electronics Technology.
Texas Instruments. (2010). Power topology—Buck converter: Type-III compensation and efficiency calculation (SLVA432). Texas Instruments.
Xu, P., Wei, J., & Lee, F. C. (2003). Multiphase coupled-buck converter—A novel high efficient 12 V voltage regulator module. IEEE Transactions on Power Electronics, 18(1), 74–82.
Zhou, S., & Rincón-Mora, G. A. (2006). A high efficiency, soft switching DC-DC converter with adaptive current-ripple control for portable applications. IEEE Transactions on Circuits and Systems II: Express Briefs, 53(4), 319–323.