

1 MODEL

1.1 Preliminaries

The syntax is built from

- a set of *values* \mathcal{V} , ranged over by v, w, ℓ, k ,
- a set of *registers* \mathcal{R} , ranged over by r, s ,
- a set of *expressions* \mathcal{M} , ranged over by M, N, L ,
- a set of *thread ids* \mathcal{T} , ranged over by α, γ .

Memory references are tagged values, written $[\ell]$. Let X be the set of memory references, ranged over by x, y, z .

We require that

- values and registers are disjoint,
- values include at least the constants 0 and 1,
- expressions include at least registers and values,
- expressions do *not* include references: $M[N/x] = M$,
- there are registers $\mathcal{S}_{\mathcal{E}} = \{s_e \mid e \in \mathcal{E}\}$,
- registers $\mathcal{S}_{\mathcal{E}}$ do not appear in programs: $S[N/s_e] = S$.

Alternative to the last assumption, we sometimes assume each register is assigned at most once.¹

We model the following language.

$$\begin{aligned} \mu &::= \text{wk} \mid \text{rlx} \mid \text{ra} \mid \text{sc} & \nu &::= \text{acq} \mid \text{rel} \mid \text{ar} & \sigma, \rho &::= \text{grp} \mid \text{proc} \mid \text{sys} \\ S &::= \text{skip} \mid r := M \mid r := [L]_{\sigma}^{\mu} \mid [L]_{\sigma}^{\mu} := M \mid F_{\sigma}^{\nu} \mid \text{if}(M)\{S_1\}\text{else}\{S_2\} \mid S_1; S_2 \\ &\mid S_1 \parallel_{\gamma} S_2 \mid r := \text{CAS}([L]_{\sigma}^{\mu_1, \mu_2}, M, N) \mid r := \text{FADD}([L]_{\sigma}^{\mu_1, \mu_2}, M) \mid r := \text{EXCHG}([L]_{\sigma}^{\mu_1, \mu_2}, M) \end{aligned}$$

Access modes, μ , are weak (wk), are relaxed (rlx), release-acquire (ra), and sequentially consistent (sc). ra/sc accesses are collectively known as *synchronized accesses*.

Fence modes, ν , are acquire (acq), release (rel), and acquire-release (ar).

Scopes, σ , are thread group (grp), processor (proc) and system (sys).

Commands, aka *statements*, S , include memory accesses at a given mode, as well as the usual structural constructs. Following [Ferreira et al. 1996], \parallel_{γ} denotes parallel composition. If $(S_1 \parallel_{\gamma} S_2)$ is executed with thread id α , then S_2 runs with id γ and S_1 continues under id α . Top level programs run with thread id 0. In examples, we usually drop thread ids. We use the symmetric \parallel operator when there is no continuation after the parallel composition.

The semantics is built from the following.

- a set of *events* \mathcal{E} , ranged over by e, d, c, b ,
- a set of *actions* \mathcal{A} , ranged over by a ,
- a set of *logical formulae* Φ , ranged over by ϕ, ψ, θ .

Subsets of \mathcal{E} are ranged over by E, D, C, B .

We require that:

- formulae include equalities $(M=N)$ and $(x=M)$,
- formulae are closed under negation, conjunction, disjunction, and substitutions $[M/r]$, $[M/x]$,
- there is an entailment relation \models between formulae,
- \models has the expected semantics for $=, \neg, \wedge, \vee, \Rightarrow$ and substitution.

Logical formulae include equations over registers, such as $(r=s+1)$. For LIR, we also include equations over memory references, such as $(x=1)$. Formulae are subject to substitutions; actions are not. We use expressions as formulae, coercing M to $M \neq 0$. Equations have precedence over

¹We make this assumption when discussing any semantics of load $(r := [L]_{\sigma}^{\mu})$ that does not include the substitution $[s_e/r]$.

logical operators; thus $r=v \Rightarrow s>w$ is read $(r=v) \Rightarrow (s>w)$. As usual, implication associates to the right; thus $\phi \Rightarrow \psi \Rightarrow \theta$ is read $\phi \Rightarrow (\psi \Rightarrow \theta)$.

We say ϕ *implies* ψ if $\phi \models \psi$. We say ϕ is a *tautology* if $\text{tt} \models \phi$. We say ϕ is *unsatisfiable* if $\phi \models \text{ff}$.

We require several binary relations over actions, detailed in the next subsection: these include *overlapping*, *matching*, *strong matching*, *blocking*, *strong blocking*, and the *noncommuting* relations: \bowtie_{loc} and \bowtie_{sync} . We also require a distinguished subset of *release actions* and the *merge* operator $\prec : \mathcal{A} \times \mathcal{A} \rightarrow 2^{\mathcal{A}}$.

1.2 Actions

We combine access and fence modes into a single order:

$$\text{wk} \rightarrow \text{rlx} \rightarrow \text{ra} \rightarrow \text{sc} \qquad \text{acq} \xrightarrow{\text{rel}} \text{ar}$$

We write $\mu \sqsubseteq \nu$ for this order. Let $\mu \sqcup \nu$ denote the least upper bound of μ and ν .

Let actions be reads, writes and fences:

$$a, b ::= \alpha W_{\sigma}^{\mu} x v \mid \alpha R_{\sigma}^{\mu} x v \mid \alpha F_{\sigma}^{\nu}$$

In definitions, we drop elements of actions that are existentially quantified. In examples, we drop elements of actions, using defaults. We write $(\alpha A_{\sigma}^{\mu})$ to stand for $(\alpha W_{\sigma}^{\mu})$, $(\alpha R_{\sigma}^{\mu})$, or $(\alpha F_{\sigma}^{\mu})$. We write $(W^{\sqsupset \text{ra}})$ to stand for either (W^{ra}) or (W^{sc}) , and similarly for other actions and modes.

Let two actions *overlap* if they access the same location.

Let (Wxv) *match* (Rxw) when $v = w$.

Let (Wxv) *block* (Rxw) , for any v, w .

Let $\bowtie_{\text{loc}} = \{(Wx, Wx), (Rx, Wx), (Wx, Rx), (A^{\text{sc}}, A^{\text{sc}})\}$.

Let $\bowtie_{\text{sync}} = \{(a, W^{\sqsupset \text{ra}}), (a, F^{\sqsupset \text{rel}}), (R, F^{\sqsupset \text{acq}}), (R^{\sqsupset \text{ra}}, a), (F^{\sqsupset \text{acq}}, a), (F^{\sqsupset \text{rel}}, W)\}$.

Let $(W^{\sqsupset \text{ra}})$ and $(F^{\sqsupset \text{rel}})$ be *release actions*.

Let $R^{\mu} x v \prec R^{\nu} x v = \{R^{\mu \sqcup \nu} x v\}$, $W^{\mu} x v \prec W^{\nu} x w = \{W^{\mu \sqcup \nu} x w\}$, $W^{\nu} x v \prec R^{\text{rlx}} x v = \{W^{\nu} x v\}$, $F^{\mu} \prec F^{\nu} = \{F^{\mu \sqcup \nu}\}$, and $a \prec b = \emptyset$, otherwise. If $a_0 \in a_1 \prec a_2$, then a_1 and a_2 can coalesce, resulting in a_0 . This allows optimizations such as $(x := 1; x := 2)$ to $(x := 2)$ and $(x := 1; r := x)$ to $(x := 1; r := 1)$.

Definition 1.1. When modeling IMM, we ban access mode *wk*; the default access mode is *rlx*. We also ban scopes *grp* and *proc*; the only allowed scope is *sys*. We assume there is only one thread *id* ($|\mathcal{T}| = 1$), which we elide. Strong matching and blocking are defined as follows.

- Let two actions *strongly match* when they overlap and neither has mode *rlx*.
- Let two actions *strongly block* when they overlap.

Definition 1.2. When modeling PTX, the default access mode is *wk*. The default scope is *grp*. We assume two equivalences: $(=_{\text{proc}}) \subseteq (\mathcal{T} \times \mathcal{T})$ partitions threads by *processor*, and $(=_{\text{grp}}) \subseteq (=_{\text{proc}})$ refines the processor partitioning into *thread groups*. Strong matching and strong blocking coincide. Let $(\alpha A_{\sigma}^{\mu})$ *strongly match/block* (γA_{ρ}^{ν}) when either $\alpha = \gamma$ or

- $\mu, \nu \neq \text{wk}$,
- if $\sigma = \text{grp}$ or $\rho = \text{grp}$ then $\alpha =_{\text{grp}} \gamma$,
- if $\sigma = \text{proc}$ or $\rho = \text{proc}$ then $\alpha =_{\text{proc}} \gamma$,
- if either action is an access then they overlap.

1.3 Pomsets with Predicate Transformers

Definition 1.3. A *predicate transformer* is a function $\tau : \Phi \rightarrow \Phi$ such that

- (1) $\tau(\text{ff})$ is *ff*,

- (2) $\tau(\psi_1 \wedge \psi_2)$ is $\tau(\psi_1) \wedge \tau(\psi_2)$,
- (3) $\tau(\psi_1 \vee \psi_2)$ is $\tau(\psi_1) \vee \tau(\psi_2)$,
- (4) if ϕ implies ψ , then $\tau(\phi)$ implies $\tau(\psi)$.

Definition 1.4. A family of predicate transformers for E consists of a predicate transformer τ^D for each $D \subseteq \mathcal{E}$, such that if $C \cap E \subseteq D$ then $\tau^C(\psi)$ implies $\tau^D(\psi)$.

Definition 1.5. A pomset with predicate transformers is a tuple $(E, \lambda, \kappa, \tau, \checkmark, \preceq, \leq, \sqsubseteq, \text{rmw})$ where

- (M1) $E \subset \mathcal{E}$ is a set of events,
- (M2) $\lambda : E \rightarrow \mathcal{A}$ defines a *label* for each event,
- (M3) $\kappa : E \rightarrow \Phi$ defines a *precondition* for each event,
- (M4) $\tau : 2^E \rightarrow \Phi \rightarrow \Phi$ defines a *predicate transformer* for each set of events,
- (M5) $\checkmark : \Phi$ defines a *termination condition*,
- (M6) $\preceq \subseteq (E \times E)$ is a partial order capturing *dependency*,
- (M7) $\leq \subseteq (E \times E)$ is a partial order capturing *synchronization*,
- (M8) $\sqsubseteq \subseteq (E \times E)$ is a partial order capturing *per-location order*, such that
 - (M8a) if $\lambda(d)$ and $\lambda(e)$ overlap then $d \leq e$ implies $d \sqsubseteq e$,
- (M9) $\text{rmw} : E \rightarrow E$ is a partial function capturing read-modify-write *atomicity*, such that
 - (M9a) if $d \xrightarrow{\text{rmw}} e$ then $d \leq e$ and $d \sqsubseteq e$,
 - (M9b) if $\lambda(c)$ and $\lambda(d)$ overlap then
 - if $d \xrightarrow{\text{rmw}} e$ then $c \preceq e$ implies $c \preceq d$, $c \leq e$ implies $c \leq d$, $c \sqsubseteq e$ implies $c \sqsubseteq d$,
 - if $d \xrightarrow{\text{rmw}} e$ then $d \preceq c$ implies $e \preceq c$, $d \leq c$ implies $e \leq c$, $d \sqsubseteq c$ implies $e \sqsubseteq c$,
 - (M9c) if $d \xrightarrow{\text{rmw}} e$ then $\lambda(e)$ blocks $\lambda(d)$.

A pomset is a *candidate* if there is a partial function $\text{rf} : E \rightarrow E$, capturing *reads-from*, such that:

- (c1) if $d \xrightarrow{\text{rf}} e$ then $d \preceq e$ and $d \sqsubseteq e$,
- (c2) if $d \xrightarrow{\text{rf}} e$ then $\lambda(d)$ matches $\lambda(e)$,
- (c3) if $d \xrightarrow{\text{rf}} e$ and $\lambda(d)$ strongly matches $\lambda(e)$ then $d \leq e$,
- (c4) if $d \xrightarrow{\text{rf}} e$ and $\lambda(c)$ blocks $\lambda(e)$ then either $c \sqsubseteq d$ or $e \sqsubseteq c$,
 where $d' \sqsubseteq e'$ when $e' \not\sqsubseteq d'$, and if $\lambda(d')$ strongly blocks $\lambda(e')$ then $d' \sqsubseteq e'$.

A candidate pomset is *top-level* if for every $e \in E$:

- (T1) $\kappa(e)$ is a tautology,
- (T2) if $\lambda(e)$ is a read then there is some $d \xrightarrow{\text{rf}} e$.

Note that for the IMM model, c4 is equivalent to:

$$\text{if } d \xrightarrow{\text{rf}} e \text{ and } \lambda(c) \text{ blocks } \lambda(e) \text{ then either } c \sqsubseteq d \text{ or } e \sqsubseteq c.$$

Let P range over pomsets, and \mathcal{P} over sets of pomsets.

We lift terminology from actions to events. For example, we say that e writes x if $\lambda(e)$ writes x . We also drop quantifiers when clear from context, such as $(\forall e \in E)(\forall x \in \mathcal{X})$. We write $d < e$ when $d \leq e$ and $d \neq e$, and similarly for \preceq and \sqsubseteq .

Definition 1.6. \mathcal{P}_1 refines \mathcal{P}_2 if $\mathcal{P}_1 \subseteq \mathcal{P}_2$.

1.4 Semantics

Definition 1.7. If $P \in \mathcal{P}_1 \Vdash \mathcal{P}_2$ then $(\exists P_1 \in \mathcal{P}_1) (\exists P_2 \in \mathcal{P}_2)$

- (P1) $E = (E_1 \cup E_2)$, $\preceq \supseteq (\preceq_1 \cup \preceq_2)$, $\leq \supseteq (\leq_1 \cup \leq_2)$, $\sqsubseteq \supseteq (\sqsubseteq_1 \cup \sqsubseteq_2)$, $\text{rmw} = (\text{rmw}_1 \cup \text{rmw}_2)$,
- (P2) $\lambda = (\lambda_1 \cup \lambda_2)$,
- (P3a) if $e \in E_1$ then $\kappa(e)$ implies $\kappa_1(e)$,
- (P3b) if $e \in E_2$ then $\kappa(e)$ implies $\kappa_2(e)$,
- (P4) $\tau^D(\psi)$ implies $\tau_2^D(\psi)$,

(p5) \checkmark implies $\checkmark_1 \wedge \checkmark_2$,

(p6) E_1 and E_2 are disjoint.

If $P \in \mathcal{P}_1; \mathcal{P}_2$ then $(\exists P_1 \in \mathcal{P}_1) (\exists P_2 \in \mathcal{P}_2)$

(s1) as in p1,

(s2a) if $e \in E_1 \setminus E_2$ then $\lambda(e) = \lambda_1(e)$,

(s2b) if $e \in E_2 \setminus E_1$ then $\lambda(e) = \lambda_2(e)$,

(s2c) if $e \in E_1 \cap E_2$ then $\lambda(e) \in \lambda_1(e) \prec \lambda_2(e)$,

(s3a) if $e \in E_1 \setminus E_2$ then $\kappa(e)$ implies $\kappa_1(e)$,

(s3b) if $e \in E_2 \setminus E_1$ then $\kappa(e)$ implies $\kappa'_2(e)$,

(s3c) if $e \in E_1 \cap E_2$ then $\kappa(e)$ implies $\kappa_1(e) \vee \kappa'_2(e)$, where $\kappa'_2(e) = \tau_1^{\downarrow e}(\kappa_2(e))$,
where $\downarrow e = \{c \mid c \triangleleft e\}$ if $\lambda(e)$ is a write, and $\downarrow e = E_1$, otherwise,

(s3d) if $e \in E_2$ and $\lambda(e)$ is a release then $\kappa(e)$ implies \checkmark_1 ,

(s4) $\tau^D(\psi)$ implies $\tau_1^D(\tau_2^D(\psi))$,

(s5) \checkmark implies $\checkmark_1 \wedge \tau_1^{E_1}(\checkmark_2)$,

(s6a) if $\lambda_1(d) \asymp_{\text{sync}} \lambda_2(e)$ then $d \leq e$,

(s6b) if $\lambda_1(d) \asymp_{\text{loc}} \lambda_2(e)$ then $d \sqsubseteq e$.

If $P \in IF(\phi, \mathcal{P}_1, \mathcal{P}_2)$ then $(\exists P_1 \in \mathcal{P}_1) (\exists P_2 \in \mathcal{P}_2)$

(i1) as in p1,

(i2) $\lambda = (\lambda_1 \cup \lambda_2)$,

(i3a) if $e \in E_1 \setminus E_2$ then $\kappa(e)$ implies $\phi \wedge \kappa_1(e)$,

(i3b) if $e \in E_2 \setminus E_1$ then $\kappa(e)$ implies $\neg\phi \wedge \kappa_2(e)$,

(i3c) if $e \in E_1 \cap E_2$ then $\kappa(e)$ implies $(\phi \Rightarrow \kappa_1(e)) \wedge (\neg\phi \Rightarrow \kappa_2(e))$,

(i4) $\tau^D(\psi)$ implies $(\phi \Rightarrow \tau_1^D(\psi)) \wedge (\neg\phi \Rightarrow \tau_2^D(\psi))$,

(i5) \checkmark implies $(\phi \Rightarrow \checkmark_1) \wedge (\neg\phi \Rightarrow \checkmark_2)$.

If $P \in LET(r, M)$ then $E = \emptyset$ and $\tau^D(\psi)$ implies $\psi[M/r]$.

If $P \in SKIP$ then $E = \emptyset$ and $\tau^D(\psi)$ implies ψ .

If $P \in FENCE(\mu, \sigma)_\alpha$ then

(f1) if $d, e \in E$ then $d = e$,

(f2) if $E = \emptyset$ then \checkmark implies ff,

(f3) $\tau^D(\psi)$ implies ψ ,

(f4) $\lambda(e) = \alpha F_\sigma^\mu$.

If $P \in WRITE(x, M, \mu, \sigma)_\alpha$ then $(\exists v \in \mathcal{V})$

(w1) if $d, e \in E$ then $d = e$,

(w2) $\lambda(e) = \alpha W_\sigma^\mu x v$,

(w3) $\kappa(e)$ implies $M=v$,

(w4) $\tau^D(\psi)$ implies ψ ,

(w5a) if $E = \emptyset$ then \checkmark implies ff,

(w5b) if $E \neq \emptyset$ then \checkmark implies $M=v$.

If $P \in READ(r, x, \mu, \sigma)_\alpha$ then $(\exists v \in \mathcal{V})$

(r1) if $d, e \in E$ then $d = e$,

(r2) $\lambda(e) = \alpha R_\sigma^\mu x v$,

(r4a) $\tau^D(\psi)$ implies $v=r \Rightarrow \psi$, if $(E \cap D) \neq \emptyset$,

(r4b) $\tau^D(\psi)$ implies ψ , if $(E \cap D) = \emptyset$.

$$\llbracket \text{if}(M)\{S_1\} \text{else}\{S_2\} \rrbracket_\alpha = IF(M \neq 0, \llbracket S_1 \rrbracket_\alpha, \llbracket S_2 \rrbracket_\alpha)$$

$$\llbracket x^\mu := M \rrbracket_\alpha = WRITE(x, M, \mu, \sigma)_\alpha \quad \llbracket \text{skip} \rrbracket_\alpha = SKIP$$

$$\llbracket r := x^\mu \rrbracket_\alpha = READ(r, x, \mu, \sigma)_\alpha \quad \llbracket S_1 \text{ } \gamma \text{ } S_2 \rrbracket_\alpha = \llbracket S_1 \rrbracket_\gamma \text{ } \llbracket S_2 \rrbracket_\alpha$$

$$\llbracket r := M \rrbracket_\alpha = LET(r, M) \quad \llbracket S_1 ; S_2 \rrbracket_\alpha = \llbracket S_1 \rrbracket_\alpha ; \llbracket S_2 \rrbracket_\alpha$$

$$\llbracket F_\sigma^\nu \rrbracket_\alpha = FENCE(v, \sigma)_\alpha$$

p2 Full versions (everything but address calculation):


If $P \in \text{WRITE}(x, M, \mu, \sigma)_\alpha$ then $(\exists v : E \rightarrow \mathcal{V}) (\exists \theta : E \rightarrow \Phi)$

- (w1) if $\theta_d \wedge \theta_e$ is satisfiable then $d = e$,
- (w2) $\lambda(e) = \alpha W_\sigma^\mu x v_e$,
- (w3) $\kappa(e)$ implies $\theta_e \wedge M = v_e$,
- (w4) $\tau^D(\psi)$ implies $\theta_e \Rightarrow \psi[M/x]$,
- (w5) \checkmark implies $\bigvee_{e \in E} \theta_e$.


If $P \in \text{READ}(r, x, \mu, \sigma)_\alpha$ then $(\exists v : E \rightarrow \mathcal{V}) (\exists \theta : E \rightarrow \Phi)$

- (r1) if $\theta_d \wedge \theta_e$ is satisfiable then $d = e$,
- (r2) $\lambda(e) = \alpha R_\sigma^\mu x v_e$,
- (r3) $\kappa(e)$ implies θ_e ,
- (r4a) $(\forall e \in E \cap D) \tau^D(\psi)$ implies $\theta_e \Rightarrow v_e = s_e \Rightarrow \psi[s_e/r]$,
- (r4b) $(\forall e \in E \setminus D) \tau^D(\psi)$ implies $\theta_e \Rightarrow (v_e = s_e \vee x = s_e) \Rightarrow \psi[s_e/r]$,
- (r5) $(\forall s) \tau^D(\psi)$ implies $(\bigwedge_{e \in E} \neg \theta_e) \Rightarrow \psi[s/r]$.


Example 1.8. Consider IRIW with all ra access:



We allow this execution:




IRIW-ACQ-SC, is allowed by trailing-sync compilation to power [Lahav et al. 2017, §1].




To model this it is convenient that synchronization is not included in dependency order:


- add sc bullet to def of \sqsubseteq in c4,
- add condition ?? to sequential composition.



This correctly forbids the all sc version:



Example 1.9. Thin air with an SC antidependency:



1.5 Fulfillment

[This is old.]

Definition 1.10. Define \sqsubseteq as follows.

$$d \sqsubseteq e \text{ when } \begin{cases} d \sqsubseteq e & \text{if } d \text{ is morally strong with } e \\ e \not\sqsubseteq d & \text{otherwise} \end{cases}$$

A read event e is *strongly fulfilled* if there is a $d \xrightarrow{\text{rf}} e$ and

for any c that can block e , either $c \sqsubseteq d$ or $e \sqsubseteq c$.

A read event e is *weakly fulfilled* if there is a $d \xrightarrow{\text{rf}} e$ and

for any c that can block e , either $c \sqsubseteq d$ or $e \sqsubseteq c$.

If all accesses are morally strong with each other, weak fulfillment degenerates to

$$\forall \lambda(c) = (Wx) \text{ either } c \sqsubseteq d \text{ or } e \sqsubseteq c$$

If no accesses are morally strong with each other, weak fulfillment degenerates to

$$\nexists \lambda(c) = (Wx) \text{ both } d \sqsubseteq c \text{ and } c \sqsubseteq e$$

Note that the difference between strong and weak fulfillment is limited to \sqsubseteq . We sometimes write \sqsubseteq for strong fulfillment and \sqsubseteq for weak fulfillment.

In diagrams, we use different shapes and colors for arrows and events. These are included only to help the reader understand why order is included. We adopt the following conventions:

- $e \xrightarrow{\text{rf}} d$ arises from *reads-from* (rf),
- $e \xrightarrow{\text{f}} d$ arises from *fulfillment*,
- $e \xrightarrow{\text{c}} d$ arises from control/data/address *dependency*,
- $e \xrightarrow{\text{s}} d$ arises from *synchronized access*.


2 NOTES

GPU stuff:

- Vulcan/Alloy
- OpenCL
- AMD PTX
- Matthew Sinclair/Sarita Adve stuff “Chasing Away RATs- Semantics and Evaluation for Relaxed Atomics on Heterogeneous Systems” and his thesis

3 ANTON'S RECENT EXAMPLES RELATING IMM AND PTX

It looks like we cannot prove compilation correctness from IMM to PTX. (In this email I assume that all threads are in the same CTA, so any relation is a morally strong one if it is applicable.) The problem is in the LB-data-rel example:




IMM forbids it, but PTX allows it. The point is that IMM mixes dependencies and release/acquire-induced po-order in its NoOOTa axiom, whereas PTX doesn't — release/acquire are only used to have coherence.

The problem is related to the one we have already discussed in the context of the C++ model – if you don't have acquire reads in the program, then you can erase release annotations from writes. In this regard, PTX is closer to PL memory models than to hardware ones.


AFAIU for the same reason we won't be able to show compilation correctness from the Pomset model to PTX even directly, if the Pomset model mixes release/acquire induced order with dependencies in the same causality relation.

Another oddity: PTX includes the **bob** edge below; IMM does not.



4 THIN AIR

Need \trianglelefteq to prevent thin air on `rlx`:




5 IMM EXAMPLES


Interpreting this definition for the IMM:

- No wk, default is `rlx`
- All threads in same `grp` (only one scope)
- Actions are morally strong when both are `ra/sc`, mimicking happens-before
- Strong fulfillment may do the right thing


Disallowed by IMM:



Allowed by IMM, but not by Power/ARMv7/ARMv8/TSO:



Example from talk:



6 TWO ORDER IDEA

The two order idea from OOPSLA talk is:

- Require: $d \sqsubseteq e$ when $d \leq e$ and they conflict

This does not work for the IMM or ARMv7, but it may work for Power, TSO, ARMv8. That would be nice. Let's write \sqsubseteq for this notion, with strong fulfillment.

With this there is a cycle in **ARM7-WEAK** (weak/strong fulfillment not relevant here):



Anton says: **ARM7-WEAK** is forbidden by Power, TSO, ARMv8, but allowed by ARMv7. Maybe it isn't that important to support it anymore.

There is also a cycle in **PUB-REL-RLX-COE**. Anton says: I checked Power/ARMv7 models in this regard. They disallow the behavior (as well as ARMv8 and TSO), so we can in principle strengthen IMM to forbid it as well. For that, we may add axiom to IMM forbidding cycles in $\text{co} \cup ([W]; \text{rfe}^?; ([R^{\text{acq}}] \cup \text{po}; [FW^{\text{rel}}]); \text{ar}^*; [W])$. This works if we have acquire/release accesses on the path since they are compiled with fences to Power.

7 PTX EXAMPLES


Based on [Lustig et al. 2019; NVIDIA 2020].

PTX requires weak fulfillment.

Default scope is grp. In examples, all threads in different grps.


Default mode is wk.

(Rx0) must be forbidden. Before fulfilling the read:



(Wx1) \sqsubseteq (Rx) is required by **m7**, enforcing publication.

(Rx0) must be allowed:




We do not have $(W^{\text{ra}}y1) \leq (R^{\text{ra}}y1)$ since **f3** only requires order for things that are morally strong.


Another example that may be of interest (nothing morally strong). Can this (Rx0)?

$x := 0; x := 1 \parallel y := x \parallel \text{if}(y)\{r := x\}$


PTX allows TC16 for events that are not mutually strong (TC16_{wk}), but disallows it when events are mutually strong (TC16_{sys}). Note that \leq imposes no requirements here. Fulfillment imposes no order. This example shows that **f3c** cannot be strengthened to require that $d \sqsubseteq e$.



About Release-Acquire semantics. Anton confirms that the following example is allowed in C11, but disallowed in the IMM. It is apparently allowed in C11 with the intention to allow releasing writes to be downgraded to relaxed in the case that only fulfill relaxed reads.









Another example from Anton. This is allowed in PTX because it does not include synchronization in the no-tar axiom, only in coherence and causality.





8 RFI EXAMPLES



Bad example:



Anton example 1 (Allowed by ARM) [rfi-coe-coe]




Internal reads survive acquires [rfi-acq-coe-coe] (where SC read = LDAR)



And release-acquire pairs [rfi-ra-coe-coe] (where acquiring read = LDAPR)

$$x := 2; w^{ra} := 1; s := z^{ra}; r := x^{ra}; y := 1 \quad (\text{RFI-RA-COE-COE2})$$


$$\parallel y := 2; x^{ra} := 1 \parallel w := r; r := 1;$$



But not if either acquire is strengthened to SC (where SC read = LDAR). The execution is also disallowed if an external thread places order between the ra accesses:

$$x := 2; w^{ra} := 1; s := z^{ra}; r := x^{ra}; y := 1 \quad (\text{RFI-RA-DATA-COE-COE})$$

$$\parallel y := 2; x^{ra} := 1 \parallel w := r; r := z;$$



To allow this, weaken ra to rlx when read fulfilled by relaxed write of same thread (don't need to allow this when the write is part of an RMW).

$$x := 2; r := x^{ra}; y := 1 \parallel y := 2; x^{ra} := 1$$

RF variant [rfi-rfe-coe]:


$$x := 2; r := x^{ra}; y := 1 \parallel s := y; x^{ra} := 1 \quad (\text{RFI-RFE-COE})$$

Tso variant [rfi-fre-coe]:

$$x := 2; r := x^{ra}; s := y \parallel y := 2; x^{ra} := 1 \quad (\text{RFI-COE-COE})$$

Note that tso does not order W to R in local order, even in poloc. Nonetheless, tso disallows the following because of local visibility in first thread.

$$x := 2; r := x \parallel x := 1; s := x$$



[Higham and Kawash 2000] describe tso as a linearization of partial order including:

- poloc

- $\text{lws} = \text{po}; [W]$
- $d \xrightarrow{\text{po}} e$ when $c \xrightarrow{\text{rfe}} d \xrightarrow{\text{po}} e$

[Alglaive et al. 2020] describe TSO as linearization of partial order satisfying internal visibility and including


- $[W]; \text{po}; [W]$
- $d \xrightarrow{\text{po}} e$ when $c \xrightarrow{\text{rfe}} d \xrightarrow{\text{po}} e$, from $(\text{range}(\text{rfe}) * _)$
- $[R]; \text{po}; [W]$, from $(\text{rfi}^{-1}; \text{lob})$

Ignoring fences and RMWs:

```
let rec lob = po \ ([W]; po; [R])
let IM0 = loc & ((IW * (M\IW)) | ((W\FW) * FW))
let gc-req = (W * \_) | ((R * \_) & ((range(rfe) * \_) | (rfi^-1; lob))
let preorder-gcb = IM0 | lob & gc-req
```


Double FRE variant [rfi-fre-fre]:

$x := 2; r := x^{\text{ra}}; s := y \parallel y := 2; F; r := x$ (RFI-FRE-FRE)




It does not seem possible to do this only with **rfe**. ARM disallows this [data-rfi-rfe-rfe]:

$x := z; r := x^{\text{ra}}; y := 1 \parallel z := y$ (DATA-RFI-RFE-RFE)




It also disallows [ctrl-rfi-rfe-rfe]:

$\text{if}(z)\{ \}; x := 1; r := x^{\text{ra}}; y := 1 \parallel z := y$ (CTRL-RFI-RFE-RFE)




ARM allows some counterintuitive results for SC access [ctrl-rfi-fre-rfe]:

$\text{if}(x)\{ \}; x := 2; r := x^{\text{sc}}; s := y^{\text{sc}} \parallel y^{\text{sc}} := 2; x^{\text{sc}} := 1$ (CTRL-RFI-FRE-RFE)




Not possible with **coe** [ctrl-rfi-coe-rfe]:

$\text{if}(x)\{ \}; x := 2; r := x^{\text{sc}}; y^{\text{sc}} := 1 \parallel y^{\text{sc}} := 2; x^{\text{sc}} := 1$ (CTRL-RFI-COE-RFE)



This is not allowed with a data dependency instead of a control dependency [data-rfi-fre-rfe]:


$$x := x+1; r := x^{sc}; s := y^{sc} \parallel y^{sc} := 1; x^{sc} := 1 \quad (\text{DATA-RFI-FRE-RFE})$$



9 SC EXAMPLES

IRIW-ACQ-SC is allowed by trailing-sync compilation to power [Lahav et al. 2017, §1].


$$x^{sc} := 1 \parallel r := x^{ra}; s := y^{sc} \parallel y^{sc} := 1 \parallel r := y^{ra}; s := x^{sc} \quad (\text{IRIW-ACQ-SC})$$



This example is hard to get right for power because it must be allowed with ra reads, but disallowed with sc reads. This seems unsolvable: To allow the version with ra, we would need to weaken the order between the reads in each thread for the ra case, and that would break publication.


Leading sync is also unsound in c11 with RMW [Lahav et al. 2017, §2.1].

$$x^{sc} := 1; y^{ra} := 1 \parallel \text{FADD}^{sc,sc}(y, 1); s := y \parallel y^{sc} := 3; s := x^{sc} \quad (\text{Z6.U})$$



Leading sync is also unsound in c11 with SC fences [Lahav et al. 2017, §A.1].


$$x := 2; F^{sc}; r := y \parallel y^{sc} := 1 \parallel r := y^{ra}; x^{ra} := 1; s := x \parallel r := x^{sc} \quad (\text{RSYNC+RSC})$$



Fulfillment of (Rx2) requires that either $(W^{ra}x1) \rightarrow (Wx2)$ or $(Rx2) \rightarrow (W^{ra}x1)$. It's interesting that in the pomset, $(R^{sc}x1)$ is not needed to get a cycle.


There is a long discussion of this in [Bender and Palsberg 2019, §5.2, Fig. 17], where they also discuss this example:

$$x^{sc} := 1; x := 2 \parallel y^{sc} := 1; y := 2 \parallel r := x^{ra}; s := y^{sc} \parallel r := y^{ra}; s := x^{sc} \quad (\text{IRIW-SC-RLX-ACQ})$$



[Lahav et al. 2017, §A.2] claims that ARM8 allows this [RWC+acq+sc], but herd7 rejects it. Reason: they are citing the flowing/pop model [Flur et al. 2016] rather than [Pulte et al. 2018].

$$x^{sc} := 1 \parallel r := x; F^{acq}; s := y^{sc} \parallel y^{sc} := 1; r := x^{sc} \quad (\text{RWC+ACQ+SC})$$




10 RMWS

From [Bender and Palsberg 2019, §3.3]. With partial coherence/weak fulfillment you need to be careful that RMWs are totally ordered (if that's a property you want). May not come for free.

11 EXAMPLE FROM JAM PAPER

From [Bender and Palsberg 2019, §B]: “Here we demonstrate that it is possible to construct a program that is only forbidden due to the total coherence order”



12 OLD MODEL

$\mu ::= wk$	(Weak)	$\sigma ::= grp$	(Thread group)
rlx	(Relaxed)	$proc$	(Processor)
ra	(Release/Acquire)	sys	(System)
sc	(Sequentially Consistent)		

Orders/Relations in model

- \trianglelefteq is the old \leq (without coherence stuff from F4 and P5B).
This provides the NO-TAR axiom.
- \leq is a the *happens-before* suborder, which only includes **rf** when they are morally strong.
This serves as a cross-location transitive kernel for the per-location order.
- \sqsubseteq is a per-location order that relates morally strong and **poloc** accesses
This includes \leq for morally strong accesses.
This provides the SC-PER-LOC axiom.

Write $d \triangle e$ if they conflict (ie, read/write or write/write, same location).

Write $d \blacktriangle e$ if they conflict and are morally strong

Definition 12.1. A pomset with preconditions is a tuple $(E, \lambda, \leq, \trianglelefteq, \sqsubseteq)$ where

- (M1) E is a set of *events*
- (M2) $\lambda : E \rightarrow (\Phi \times \mathcal{A})$ is a *labeling* from which we derive functions
 - $\kappa : E \rightarrow \Phi$ (*formulae*)
 - $\lambda : E \rightarrow \mathcal{A}$ (*actions*)
- (M3) $\leq \subseteq (E \times E)$, $\trianglelefteq \subseteq (E \times E)$, and $\sqsubseteq \subseteq (E \times E)$ are partial orders
- (M4) $\bigwedge_e \kappa(e)$ is satisfiable (*consistency*)
- (M5) if $d \trianglelefteq e$ then $\kappa(e)$ implies $\kappa(d)$ (*causal strengthening*)
- (M6) if $d \leq e$ then $d \trianglelefteq e$
- (M7) if $d \leq e$ and d conflicts with e then $d \sqsubseteq e$

Definition 12.2 (Strong fulfillment). We say $\lambda(d) = (Wxv)$ fulfills $\lambda(e) = (Rxv)$ if

- (F3A) $d \triangleleft e$
- (F3B) $d < e$ if d is morally strong with e
- (F3C) $d \sqsubseteq e$ (if d is not morally strong with e)

(F4) $\forall \lambda(c) = (Wx..)$ either $c \sqsubseteq d$ or $e \sqsubseteq c$,

Definition 12.3 (Weak fulfillment). We say $\lambda(d) = (Wxv)$ fulfills $\lambda(e) = (Rxv)$ if

(F3A) $d < e$

(F3B) $d < e$ if d is morally strong with e

(F3C) $e \not\sqsubseteq d$ (if d is not morally strong with e)

(F4) $\forall \lambda(c) = (Wx..)$ either $c \sqsubseteq d$ or $e \sqsubseteq c$, where

$$d \sqsubseteq e \text{ when } \begin{cases} d \sqsubseteq e & \text{if } d \text{ is morally strong with } e \\ e \not\sqsubseteq d & \text{otherwise} \end{cases}$$

If all accesses are morally strong with each other, weak fulfillment degenerates to

(F3) $d < e$

(F4) $\forall \lambda(c) = (Wx..)$ either $c \sqsubseteq d$ or $e \sqsubseteq c$

If no accesses are morally strong with each other, weak fulfillment degenerates to

(F3) $e \not\sqsubseteq d$

(F4) $\nexists \lambda(c) = (Wx..)$ both $d \sqsubseteq c$ and $c \sqsubseteq e$

Note that the difference between strong and weak fulfillment is limited to \sqsubseteq . We sometimes write \sqsubseteq for strong fulfillment and \sqsubseteq for weak fulfillment.

Prefixing is as in OOPSLA, using \leq for order everywhere except **p5B**, which has \sqsubseteq .

Definition 12.4. Let $P' \in (\phi \mid a) \Rightarrow \mathcal{P}$ when $(\exists P \in \mathcal{P}) (\forall e \in E)$

(P1) $E' = E \cup \{d\}$

(P2) $\leq' \supseteq \leq, \leq' \supseteq \leq, \text{ and } \sqsubseteq' \supseteq \sqsubseteq$

(P3A) $\lambda'(e) = \lambda(e)$

(P3B) $\lambda'(d) = a$

(P4A) $\kappa'(d)$ implies $\phi \wedge (d \notin E \vee \kappa(d))$

(P4B) if $d \neq (R..)$ then $e = d$ or $\kappa'(e)$ implies $\kappa(e)$

(P4C) if $d = (Rvx)$ then $e = d$ or $\kappa'(e)$ implies $\kappa(e)[v/x]$

(P5A) if $d = (R..), e = (W..)$ then $e = d$ or $\kappa'(e)$ implies $\kappa(e)$ or $d \leq' e$

(P5B) if d conflicts with e then $d \sqsubseteq' e$

(P5C) if d is an acquire or e is a release then $d \leq' e$

(P5D) if d is an SC write and e is an SC read then $d \leq' e$

(P5E) if d reads, and e is an acquiring fence, then $d \leq' e$

(P5F) if d is a releasing fence, and e writes, then $d \leq' e$

REFERENCES

- Jade Alglave, Will Deacon, Richard Grisenthwaite, Antoine Hacquard, and Luc Maranget. 2020. Armed cats: Formal Concurrency Modelling at Arm. Draft. , 49 pages.
- John Bender and Jens Palsberg. 2019. A formalization of Java’s concurrent access modes. *Proc. ACM Program. Lang.* 3, OOPSLA (2019), 142:1–142:28. <https://doi.org/10.1145/3360568>
- William Ferreira, Matthew Hennessy, and Alan Jeffrey. 1996. A Theory of Weak Bisimulation for Core CML. In *Proceedings of the 1996 ACM SIGPLAN International Conference on Functional Programming, ICFP 1996, Philadelphia, Pennsylvania, USA, May 24-26, 1996*, Robert Harper and Richard L. Wexelblat (Eds.). ACM, 201–212. <https://doi.org/10.1145/232627.232649>
- Shaked Flur, Kathryn E. Gray, Christopher Pulte, Susmit Sarkar, Ali Sezgin, Luc Maranget, Will Deacon, and Peter Sewell. 2016. Modelling the ARMv8 architecture, operationally: concurrency and ISA. In *Proceedings of the 43rd Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, POPL 2016, St. Petersburg, FL, USA, January 20 - 22, 2016*, Rastislav Bodík and Rupak Majumdar (Eds.). ACM, 608–621. <https://doi.org/10.1145/2837614.2837615>
- Lisa Higham and Jalal Kawash. 2000. Memory Consistency and Process Coordination for SPARC Multiprocessors. In *High Performance Computing - HiPC 2000, 7th International Conference, Bangalore, India, December 17-20, 2000, Proceedings (Lecture Notes in Computer Science, Vol. 1970)*, Mateo Valero, Viktor K. Prasanna, and Sriram Vajapeyam (Eds.). Springer, 355–366. https://doi.org/10.1007/3-540-44467-X_32
- Ori Lahav, Viktor Vafeiadis, Jeehoon Kang, Chung-Kil Hur, and Derek Dreyer. 2017. Repairing sequential consistency in C/C++11. In *Proceedings of the 38th ACM SIGPLAN Conference on Programming Language Design and Implementation, PLDI 2017, Barcelona, Spain, June 18-23, 2017*, Albert Cohen and Martin T. Vechev (Eds.). ACM, 618–632. <https://doi.org/10.1145/3062341.3062352>
- Daniel Lustig, Sameer Sahasrabudhe, and Olivier Giroux. 2019. A Formal Analysis of the NVIDIA PTX Memory Consistency Model. In *Proceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS 2019, Providence, RI, USA, April 13-17, 2019*, Iris Bahar, Maurice Herlihy, Emmett Witchel, and Alvin R. Lebeck (Eds.). ACM, 257–270. <https://doi.org/10.1145/3297858.3304043>
- NVIDIA. 2020. Parallel Thread Execution ISA Version 7.1. <https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#memory-consistency-model>.
- Christopher Pulte, Shaked Flur, Will Deacon, Jon French, Susmit Sarkar, and Peter Sewell. 2018. Simplifying ARM concurrency: multicopy-atomic axiomatic and operational models for ARMv8. *PACMPL* 2, POPL (2018), 19:1–19:29. <https://doi.org/10.1145/3158107>