

# A Unified Memory Model for Heterogenous Systems

ANONYMOUS AUTHOR(S)

## ACM Reference Format:

Anonymous Author(s). 2022. A Unified Memory Model for Heterogenous Systems. *Proc. ACM Program. Lang.* 0, POPL, Article 0 (January 2022), 24 pages.

## 1 MODEL

### 1.1 Preliminaries

The syntax is built from

- a set of *values*  $\mathcal{V}$ , ranged over by  $v, w, \ell, k$ ,
- a set of *registers*  $\mathcal{R}$ , ranged over by  $r, s$ ,
- a set of *expressions*  $\mathcal{M}$ , ranged over by  $M, N, L$ ,
- a set of *thread ids*  $\mathcal{T}$ , ranged over by  $\alpha, \gamma$ .

*Memory references* are tagged values, written  $[\ell]$ . Let  $\mathcal{X}$  be the set of memory references, ranged over by  $x, y, z$ . We require that:

- values and registers are disjoint,
- values include at least the constants 0 and 1,
- expressions include at least registers and values,
- references do not appear in expressions:  $M[N/x] = M$ ,
- thread ids include the *top-level* id 0.

We model the following language.

$$\begin{aligned} \mu, \nu &::= \text{wk} \mid \text{rlx} \mid \text{rel} \mid \text{acq} \mid \text{ra} \mid \text{sc} & \sigma, \rho &::= \text{cta} \mid \text{gpu} \mid \text{sys} \\ S &::= \text{skip} \mid r := M \mid r := [L]_{\sigma}^{\mu} \mid [L]_{\sigma}^{\mu} := M \mid F_{\sigma}^{\mu} \mid \text{if}(M)\{S_1\}\text{else}\{S_2\} \mid S_1; S_2 \\ &\mid S_1 \parallel S_2 \mid r := \text{CAS}_{\sigma}^{\mu, \nu}([L], M, N) \mid r := \text{FADD}_{\sigma}^{\mu, \nu}([L], M) \mid r := \text{EXCHG}_{\sigma}^{\mu, \nu}([L], M) \end{aligned}$$

*Access modes*,  $\mu$ , are weak (wk), relaxed (rlx), release (rel), acquire (acq), release-acquire (ra), and sequentially consistent (sc). Let expressions ( $r := M$ ) only affect thread-local state and thus do not have a mode. Reads ( $r := [L]_{\sigma}^{\mu}$ ) support wk, rlx, acq, sc. Writes ( $[L]_{\sigma}^{\mu} := r$ ) support wk, rlx, rel, sc. Fences ( $F_{\sigma}^{\mu}$ ) support rel, acq, ra, sc. In the atomic update operations,  $\mu$  is a read and  $\nu$  is a write; we require that  $r$  does not occur in  $L$ .

*Scopes*,  $\sigma$ , are thread group (cta), processor (gpu) and system (sys).

*Commands*, aka *statements*,  $S$ , include memory accesses at a given mode, as well as the usual structural constructs. Following [Ferreira et al. 1996],  $\parallel$  denotes parallel composition. If  $(S_1 \parallel S_2)$  is executed with thread id  $\alpha$ , then  $S_1$  runs with id  $\gamma$  and  $S_2$  continues under id  $\alpha$ . Top level programs run with thread id 0. In examples, we usually drop thread ids. We use the symmetric  $\parallel$  operator when there is no continuation after the parallel composition.

We use common syntax sugar, such as *extended expressions*,  $\mathbb{M}$ , which include memory locations. For example, if  $\mathbb{M}$  includes a single occurrence of  $x$ , then  $y := \mathbb{M}$ ;  $S$  is shorthand for  $r := x$ ;

---

Permission to make digital or hard copies of part or all of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for third-party components of this work must be honored. For all other uses, contact the owner/author(s).

© 2022 Copyright held by the owner/author(s).

2475-1421/2022/1-ART0

<https://doi.org/>

$y := \mathbb{M}[r/x]; S$ . Each occurrence of  $x$  in an extended expression corresponds to an separate read. We also write  $\text{if}(M)\{S\}$  as shorthand for  $\text{if}(M)\{S\} \text{ else } \{\text{skip}\}$ .

The semantics is built from the following.

- a set of *events*  $\mathcal{E}$ , ranged over by  $e, d, c$ , and subsets ranged over by  $E, D, C$ ,
- a set of *logical formulae*  $\Phi$ , ranged over by  $\phi, \psi, \theta$ ,
- a set of *actions*  $\mathcal{A}$ , ranged over by  $a, b$ ,
- a family of *quiescence symbols*  $Q_x$ , indexed by location.

We require that

- registers include  $\mathcal{S}_{\mathcal{E}} = \{s_e \mid e \in \mathcal{E}\}$  which do not appear in commands:  $S[N/s_e] = S$ ,
- formulae include  $\text{tt}$ ,  $\text{ff}$ ,  $Q_x$ , and the equalities  $(M=N)$  and  $(x=M)$ ,
- formulae are closed under negation, conjunction, disjunction, and substitutions  $[M/r]$ ,  $[M/x]$ ,  $[\phi/Q_x]$ ,
- there is a relation  $\models$  between formulae, capturing entailment,
- $\models$  has the expected semantics for  $=$ ,  $\neg$ ,  $\wedge$ ,  $\vee$ ,  $\Rightarrow$  and substitution.

We relax the first assumption in examples, assuming that each register is assigned at most once.

Logical formulae include equations over registers, such as  $(r=s+1)$ . For LIR, we also include equations over memory references, such as  $(x=1)$ . Formulae are subject to substitutions; actions are not. We use expressions as formulae, coercing  $M$  to  $M \neq 0$ . Equations have precedence over logical operators; thus  $r=v \Rightarrow s>w$  is read  $(r=v) \Rightarrow (s>w)$ . As usual, implication associates to the right; thus  $\phi \Rightarrow \psi \Rightarrow \theta$  is read  $\phi \Rightarrow (\psi \Rightarrow \theta)$ .

We say  $\phi$  is a *tautology* if  $\text{tt} \models \phi$ . We say  $\phi$  is *unsatisfiable* if  $\phi \models \text{ff}$ .

We also require that there is a subset of actions, distinguishing *read* actions. We require several binary relations between actions, detailed in the next subsection: *sync-delays*, *co-delays*, *strongly-matches*, *matches*, *blocks*, *overlaps*, *strongly-overlaps*, *strongly-fences*. We require that

$$\begin{aligned} \text{matches} &\subseteq \text{blocks} \subseteq \text{overlaps} \supseteq \text{strongly-overlaps} \\ \text{strongly-matches} &\subseteq \text{strongly-overlaps} \cup \text{strongly-fences} \end{aligned}$$

## 1.2 Actions

We combine access and fence modes into a single order:  $\text{wk} \rightarrow \text{rlx} \xrightarrow{\text{rel}} \xrightarrow{\text{acq}} \text{ra} \rightarrow \text{sc}$ . We write  $\mu \sqsubseteq \nu$  for this order. Let  $\mu \sqcup \nu$  denote the least upper bound of  $\mu$  and  $\nu$ .

Let actions be reads, writes and fences:

$$a, b ::= \alpha W_{\sigma}^{\mu} x v \mid \alpha R_{\sigma}^{\mu} x v \mid \alpha F_{\sigma}^{\mu}$$

In examples, we systematically drop the default mode  $\text{rlx}$  and the default scope  $\text{sys}$ . In definitions, we drop elements of actions that are existentially quantified. We write  $(\alpha A_{\sigma}^{\mu} x)$  to stand for an *access*: either  $(\alpha W_{\sigma}^{\mu} x)$  or  $(\alpha R_{\sigma}^{\mu} x)$ . We write  $(W^{\exists \text{rel}})$  to stand for either  $(W^{\text{rel}})$  or  $(W^{\text{sc}})$ , and similarly for other actions and modes.

We say  $a$  *matches*  $b$  if  $a = (Wxv)$  and  $b = (Rxv)$ .

We say  $a$  *blocks*  $b$  if  $a = (Wx)$  and  $b = (Rx)$ , regardless of value.

We say  $a$  *overlaps*  $b$  if  $a = (Ax)$  and  $b = (Ax)$ , regardless of access type or value.

We say  $a$  *co-delays*  $b$  if  $(a, b) \in \{(Wx, Wx), (Rx, Wx), (Wx, Rx)\} \cup \{(A^{\text{sc}}, A^{\text{sc}})\}$ .

We say  $a$  *sync-delays*  $b$  if  $(a, b) \in \{(a, W^{\exists \text{rel}}), (a, F^{\exists \text{rel}}), (R, F^{\exists \text{acq}}), (R^{\exists \text{acq}}, b), (F^{\exists \text{acq}}, b), (F^{\exists \text{rel}}, W), (W^{\exists \text{rel}}, Wx)\}$ .<sup>1</sup>

Actions  $(R)$  are *read* actions.

<sup>1</sup>For PTX, one could additionally include  $(Rx, R^{\exists \text{acq}}x)$ , but this is not sound for Arm or IMM.

**Definition 1.1.** We assume two equivalences:  $(=_{\text{gpu}}) \subseteq (\mathcal{T} \times \mathcal{T})$  partitions threads by *processor*, and  $(=_{\text{cta}}) \subseteq (=_{\text{gpu}})$  refines the processor partitioning into *thread groups*.

We say  $(\alpha_1 A_{\sigma_1}^{\mu_1} x)$  *strongly-overlaps*  $(\alpha_2 A_{\sigma_2}^{\mu_2} x)$  when either

- (1)  $\alpha_1 = \alpha_2$ , or
- (2a)  $\mu_1, \mu_2 \sqsupseteq \text{rlx}$ ,
- (2b) if  $\sigma_1 = \text{cta}$  or  $\sigma_2 = \text{cta}$  then  $\alpha_1 =_{\text{cta}} \alpha_2$ ,
- (2c) if  $\sigma_1 = \text{gpu}$  or  $\sigma_2 = \text{gpu}$  then  $\alpha_1 =_{\text{gpu}} \alpha_2$ .

We say  $(\alpha_1 F_{\sigma_1}^{\mu_1})$  *strongly-fences*  $(\alpha_2 F_{\sigma_2}^{\mu_2})$  when  $\mu_1 = \mu_2 = \text{sc}$  and either (1) or (2) apply, from the definition of *strongly-overlaps*.

We say *a strongly-matches b* when *a* is a release, *b* is an acquire, and either *a* *strongly-overlaps* *b* or *a* *strongly-fences* *b*. [Todo: This looks wrong.]

Note that for a CPUs, all action have scope sys and mode rlx or greater. For this subset of actions, *strongly-overlaps* is the same as *overlaps* and *strongly-fences* applies to any pair of sc fences.

### 1.3 Pomsets with Predicate Transformers

The semantics here includes all the features of [Jeffrey et al. 2021, §9]: Register Recycling, Register Consistency, Fences, and RMWs. We account for Address Calculation and If-Closure in §2. We have proposals to account for Dead Store Elimination, Store Forwarding, and Monotonicity in §13.

**Definition 1.2.** Let  $\lambda : E \rightarrow \mathcal{A}$ . Then we define  $\theta_\lambda = \bigwedge_{\{(e,v) \in (E \times V) \mid \lambda(e) = (Rv)\}} (s_e = v)$ .

We say that  $\phi$  is  $\lambda$ -consistent if  $\phi \wedge \theta_\lambda$  is satisfiable. We say that it is  $\lambda$ -inconsistent otherwise.

**Definition 1.3.** A  $\lambda$ -predicate transformer is a function  $\tau : \Phi \rightarrow \Phi$  such that

- (x1)  $\tau(\psi_1 \wedge \psi_2) \equiv \tau(\psi_1) \wedge \tau(\psi_2)$ ,
- (x2)  $\tau(\psi_1 \vee \psi_2) \equiv \tau(\psi_1) \vee \tau(\psi_2)$ ,
- (x3) if  $\phi \models \psi$ , then  $\tau(\phi) \models \tau(\psi)$ ,
- (x4) if  $\psi$  is  $\lambda$ -inconsistent then  $\tau(\psi)$  is  $\lambda$ -inconsistent.

**Definition 1.4.** A family of  $\lambda$ -predicate transformers consists of a  $\lambda$ -predicate transformer  $\tau^D$  for each  $D \subseteq \mathcal{E}$ , such that if  $C \cap E \subseteq D$  then  $\tau^C(\psi) \models \tau^D(\psi)$ .

We write  $\tau(\psi)$  as an abbreviation of  $\tau^E(\psi)$ .

**Definition 1.5.** A pomset with predicate transformers is a tuple  $(E, \lambda, \kappa, \tau, \checkmark, \preceq, \sqsubseteq, \text{rmw})$  where

- (M1)  $E \subseteq \mathcal{E}$  is a set of events,
- (M2)  $\lambda : E \rightarrow \mathcal{A}$  defines a *label* for each event,
- (M3)  $\kappa : E \rightarrow \Phi$  defines a *precondition* for each event, such that
  - (M3a)  $\kappa(e)$  is  $\lambda$ -consistent,
- (M4)  $\tau : 2^E \rightarrow \Phi \rightarrow \Phi$  is a *family of  $\lambda$ -predicate transformers*,
- (M5)  $\checkmark : \Phi$  is a *termination condition*, such that
  - (M5a)  $\checkmark \models \tau(\text{tt})$ ,
- (M6)  $\preceq : (E \times E)$  is a partial order capturing *dependency*,
- (M7)  $\leq : (E \times E)$  is a partial order capturing *synchronization*,
- (M8)  $\sqsubseteq : (E \times E)$  is a partial order capturing *per-location order*, such that
  - (M8a) if  $\lambda(d)$  *overlaps*  $\lambda(e)$  then  $d \leq e$  implies  $d \sqsubseteq e$ ,
- (M9)  $\text{rmw} : E \rightarrow E$  is a partial function capturing read-modify-write *atomicity*, such that
  - (M9a) if  $d \xrightarrow{\text{rmw}} e$  then  $\lambda(e)$  *blocks*  $\lambda(d)$ ,
  - (M9b) if  $d \xrightarrow{\text{rmw}} e$  then  $d \leq e$  and  $d \sqsubseteq e$ ,
  - (M9c) if  $\lambda(c)$  *overlaps*  $\lambda(d)$  then
    - (i) if  $d \xrightarrow{\text{rmw}} e$  then  $c \leq e$  implies  $c \preceq d$ ,  $c \leq e$  implies  $c \leq d$ ,  $c \sqsubseteq e$  implies  $c \sqsubseteq d$ ,
    - (ii) if  $d \xrightarrow{\text{rmw}} e$  then  $d \preceq c$  implies  $e \preceq c$ ,  $d \leq c$  implies  $e \leq c$ ,  $d \sqsubseteq c$  implies  $e \sqsubseteq c$ .

A pomset is a *candidate* if there is an injective relation  $\text{rf} : E \times E$ , capturing *reads-from*, such that

- (c2a) if  $d \xrightarrow{\text{rf}} e$  then  $\lambda(d)$  *matches*  $\lambda(e)$ ,

- (c6) if  $d \xrightarrow{\text{rf}} e$  then  $d \sqsubseteq e$ ,  
 (c7a) if  $d' \leq d \xrightarrow{\text{rf}} e \leq e'$  and  $\lambda(d')$  strongly-matches  $\lambda(e')$  then  $d' \leq e'$ ,  
 (c7b) if  $\lambda(d)$  strongly-fences  $\lambda(e)$  then either  $d \leq e$  or  $e \leq d$ , [Todo: Is this right?]  
 (c8a) if  $d \xrightarrow{\text{rf}} e$  then  $d \sqsubseteq e$ ,  
 (c8b) if  $d \xrightarrow{\text{rf}} e$  and  $\lambda(c)$  blocks  $\lambda(e)$  then either  $c \sqsubseteq d$  or  $e \sqsubseteq c$ ,  
 where  $d' \sqsubseteq e'$  when  $e' \sqsubseteq d'$  implies  $d' = e'$  and  $\lambda(d')$  strongly-overlaps  $\lambda(e')$  implies  $d' \sqsubseteq e'$ .

A candidate pomset with rf is complete if

- (c2b) if  $\lambda(e)$  is a read then there is some  $d \xrightarrow{\text{rf}} e$ ,  
 (c3)  $\kappa(e)$  is a tautology (for every  $e \in E$ ),  
 (c5)  $\checkmark$  is a tautology.

Note that for the IMM model, c8b is equivalent to:<sup>2</sup>

$$\text{if } d \xrightarrow{\text{rf}} e \text{ and } \lambda(c) \text{ blocks } \lambda(e) \text{ then either } c \sqsubseteq d \text{ or } e \sqsubseteq c.$$

Let  $P$  range over pomsets, and  $\mathcal{P}$  over sets of pomsets.

We drop quantifiers when clear from context, such as  $(\forall e \in E)(\forall x \in \mathcal{X})$ . We write  $d < e$  when  $d \leq e$  and  $d \neq e$ , and similarly for  $\triangleleft$  and  $\sqsubset$ . We sometimes use projection functions—for example, if  $\lambda(e) = \alpha W_{\sigma}^{\mu} x v$  then  $\lambda_{\text{thrd}}(e) = \alpha$ ,  $\lambda_{\text{mode}}(e) = \mu$ ,  $\lambda_{\text{scope}}(e) = \sigma$ ,  $\lambda_{\text{loc}}(e) = x$ ,  $\lambda_{\text{val}}(e) = v$ .

The semantic functions are defined in Fig. 1.

$$\begin{aligned} \llbracket r := M \rrbracket_{\alpha} &= \text{LET}(r, M) & \llbracket \text{skip} \rrbracket_{\alpha} &= \text{SKIP} \\ \llbracket r := x_{\sigma}^{\mu} \rrbracket_{\alpha} &= \text{READ}(r, x, \mu, \sigma)_{\alpha} & \llbracket S_1 \gamma \Vdash S_2 \rrbracket_{\alpha} &= \text{PAR}(\llbracket S_1 \rrbracket_{\gamma}, \llbracket S_2 \rrbracket_{\alpha}) \\ \llbracket x_{\sigma}^{\mu} := M \rrbracket_{\alpha} &= \text{WRITE}(x, M, \mu, \sigma)_{\alpha} & \llbracket S_1 ; S_2 \rrbracket_{\alpha} &= \text{SEQ}(\llbracket S_1 \rrbracket_{\alpha}, \llbracket S_2 \rrbracket_{\alpha}) \\ \llbracket F_{\sigma}^{\mu} \rrbracket_{\alpha} &= \text{FENCE}(\mu, \sigma)_{\alpha} & \llbracket \text{if}(M) \{S_1\} \text{else} \{S_2\} \rrbracket_{\alpha} &= \text{IF}(M \neq 0, \llbracket S_1 \rrbracket_{\alpha}, \llbracket S_2 \rrbracket_{\alpha}) \\ \llbracket r := \text{CAS}_{\sigma}^{\mu, v}(x, M, N) \rrbracket_{\alpha} &= \text{CAS}(r, x, M, N, \mu, v, \sigma)_{\alpha} \\ \llbracket r := \text{FADD}_{\sigma}^{\mu, v}(x, M) \rrbracket_{\alpha} &= \text{FADD}(r, x, M, \mu, v, \sigma)_{\alpha} \\ \llbracket r := \text{EXCHG}_{\sigma}^{\mu, v}(x, M) \rrbracket_{\alpha} &= \text{EXCHG}(r, x, M, \mu, v, \sigma)_{\alpha} \end{aligned}$$

In diagrams, we use different shapes and colors for arrows and events. These are included only to help the reader understand why order is included. We adopt the following conventions:

- $d \xrightarrow{\text{pink}} e$  arises from control/data/address dependency (s3, definition of  $\kappa'_2(d)$ ),
- $d \xrightarrow{\text{green}} e$  arises from sync-delays (s7a),
- $d \xrightarrow{\text{orange}} e$  arises from co-delays (s8a),
- $d \xrightarrow{\text{blue}} e$  arises from matching (c6), (c7a) and (c8a),
- $d \xrightarrow{\text{red}} e$  arises from strong fencing (c7b),
- $d \xrightarrow{\text{purple}} e$  arises from blocking (c8b).

<sup>2</sup>If all accesses are morally strong with each other, weak fulfillment degenerates to

$$\forall \lambda(c) = (Wx) \text{ either } c \sqsubseteq d \text{ or } e \sqsubseteq c$$

If no accesses are morally strong with each other, weak fulfillment degenerates to

$$\exists \lambda(c) = (Wx) \text{ both } d \sqsubseteq c \text{ and } c \sqsubseteq e$$

Note that the difference between strong and weak fulfillment is limited to  $\sqsubseteq$ . We sometimes write  $\sqsubseteq$  for strong fulfillment and  $\sqsubseteq$  for weak fulfillment.

If  $P \in \text{SKIP}$  then  $E = \emptyset$  and  $\tau^D(\psi) \equiv \psi$  and  $\checkmark \equiv \text{tt}$ .

If  $P \in \text{PAR}(\mathcal{P}_1, \mathcal{P}_2)$  then  $(\exists P_1 \in \mathcal{P}_1) (\exists P_2 \in \mathcal{P}_2)$

(p1)  $E = (E_1 \uplus E_2)$ ,

(p2)  $\lambda = (\lambda_1 \cup \lambda_2)$ ,

(p3a) if  $e \in E_1$  then  $\kappa(e) \equiv \kappa_1(e)$ ,

(p3b) if  $e \in E_2$  then  $\kappa(e) \equiv \kappa_2(e)$ ,

(p4)  $\tau^D(\psi) \equiv \tau_2^D(\psi)$ ,

(p5)  $\checkmark \equiv \checkmark_1 \wedge \checkmark_2$ ,

(p6)  $\sqsubseteq \supseteq (\sqsubseteq_1 \cup \sqsubseteq_2)$ ,

(p7)  $\leq \supseteq (\leq_1 \cup \leq_2)$ ,

(p8)  $\sqsubseteq \supseteq (\sqsubseteq_1 \cup \sqsubseteq_2)$ ,

(p9)  $\text{rmw} = (\text{rmw}_1 \cup \text{rmw}_2)$ .

If  $P \in \text{SEQ}(\mathcal{P}_1, \mathcal{P}_2)$  then  $(\exists P_1 \in \mathcal{P}_1) (\exists P_2 \in \mathcal{P}_2)$

(s1)  $E = (E_1 \cup E_2)$ ,

(s2) (s6) (s7) (s8) (s9) as for  $\text{PAR}$ ,

(s3a) if  $e \in E_1 \setminus E_2$  then  $\kappa(e) \equiv \kappa_1(e)$ ,

(s3b) if  $e \in E_2 \setminus E_1$  then  $\kappa(e) \equiv \kappa'_2(e)$ ,

(s3c) if  $e \in E_1 \cap E_2$  then  $\kappa(e) \equiv \kappa_1(e) \vee \kappa'_2(e)$ ,

where  $\kappa'_2(e) = \tau_1(\kappa_2(e))$  if  $\lambda(e)$  is a **read**—otherwise  $\kappa'_2(e) = \tau_1^{\downarrow e}(\kappa_2(e))$ , where  $\downarrow e = \{c \mid c \triangleleft e\}$ .

If  $P \in \text{IF}(\phi, \mathcal{P}_1, \mathcal{P}_2)$  then  $(\exists P_1 \in \mathcal{P}_1) (\exists P_2 \in \mathcal{P}_2)$

(i1)  $E = (E_1 \cup E_2)$ ,

(i2) (i6) (i7) (i8) (i9) as for  $\text{PAR}$ ,

(i3a) if  $e \in E_1 \setminus E_2$  then  $\kappa(e) \equiv \phi \wedge \kappa_1(e)$ ,

(i3b) if  $e \in E_2 \setminus E_1$  then  $\kappa(e) \equiv \neg\phi \wedge \kappa_2(e)$ ,

(i3c) if  $e \in E_1 \cap E_2$

then  $\kappa(e) \equiv (\phi \wedge \kappa_1(e)) \vee (\neg\phi \wedge \kappa_2(e))$ ,

(i4)  $\tau^D(\psi) \equiv (\phi \wedge \tau_1^D(\psi)) \vee (\neg\phi \wedge \tau_2^D(\psi))$ ,

(i5)  $\checkmark \equiv (\phi \wedge \checkmark_1) \vee (\neg\phi \wedge \checkmark_2)$ .

If  $P \in \text{LET}(r, M)$  then  $E = \emptyset$  and  $\tau^D(\psi) \equiv \psi[M/r]$  and  $\checkmark \equiv \text{tt}$ .

If  $P \in \text{FENCE}(\mu, \sigma)_\alpha$  then

(F1)  $|E| \leq 1$ ,

(F2)  $\lambda(e) = \alpha F_\sigma^\mu$ ,

(F3)  $\kappa(e) \equiv \text{tt}$ ,

(F4)  $\tau^D(\psi) \equiv \psi$ ,

(F5a) if  $E \neq \emptyset$  then  $\checkmark \equiv \text{tt}$ ,

(F5b) if  $E = \emptyset$  then  $\checkmark \equiv \text{ff}$ .

If  $P \in \text{WRITE}(x, M, \mu, \sigma)_\alpha$  then  $(\exists v \in \mathcal{V})$

(w1)  $|E| \leq 1$ ,

(w2)  $\lambda(e) = \alpha W_\sigma^\mu x v$ ,

(w3)  $\kappa(e) \equiv M=v$ ,

(w4a) if  $E \neq \emptyset$  then  $\tau^D(\psi) \equiv \psi[M/x][M=v/Q_x]$ ,

(w4b) if  $E = \emptyset$  then  $\tau^D(\psi) \equiv \psi[M/x][\text{ff}/Q_x]$ ,

(w5a) if  $E \neq \emptyset$  then  $\checkmark \equiv M=v$ .

(w5b) if  $E = \emptyset$  then  $\checkmark \equiv \text{ff}$ ,

If  $P \in \text{READ}(r, x, \mu, \sigma)_\alpha$  then  $(\exists v \in \mathcal{V})$

(R1)  $|E| \leq 1$ ,

(R2)  $\lambda(e) = \alpha R_\sigma^\mu x v$ ,

(R3)  $\kappa(e) \equiv Q_x$ ,

(R4a) if  $e \in E \cap D$  then

$\tau^D(\psi) \equiv v=s_e \Rightarrow \psi[s_e/r]$ ,

(R4b) if  $e \in E \setminus D$  then

$\tau^D(\psi) \equiv (v=s_e \vee x=s_e) \Rightarrow \psi[s_e/r]$ ,

(R4c) if  $E = \emptyset$  then  $(\forall s) \tau^D(\psi) \equiv \psi[s/r]$ ,

(R5a) if  $E \neq \emptyset$  or  $\mu \sqsubseteq \text{rlx}$  then  $\checkmark \equiv \text{tt}$ .

(R5b) if  $E = \emptyset$  and  $\mu \supseteq \text{acq}$  then  $\checkmark \equiv \text{ff}$ .

Let  $\text{READ}'$  be defined as for  $\text{READ}$ , adding the constraint:

(R4d) if  $(E \cap D) = \emptyset$  then  $\tau^D(\psi) \equiv \psi$ .

If  $P \in \text{FADD}(r, x, M, \mu, v, \sigma)_\alpha$  then  $P \in \text{SEQ}(\text{READ}'(r, x, \mu, \sigma)_\alpha, \text{WRITE}(x, r+M, v, \sigma)_\alpha)$  and

If  $P \in \text{EXCHG}(r, x, M, \mu, v, \sigma)_\alpha$  then  $P \in \text{SEQ}(\text{READ}'(r, x, \mu, \sigma)_\alpha, \text{WRITE}(x, M, v, \sigma)_\alpha)$  and

If  $P \in \text{CAS}(r, x, M, N, \mu, v, \sigma)_\alpha$  then

$P \in \text{SEQ}(\text{READ}'(r, x, \mu, \sigma)_\alpha, \text{IF}(r=M, \text{WRITE}(x, N, v, \sigma)_\alpha, \text{SKIP}))$  and

(v9) if  $\lambda(e)$  is a write then there is a read  $\lambda(d)$  such that  $\kappa(e) \models \kappa(d)$  and  $d \xrightarrow{\text{rmw}} e$ .

Fig. 1. Semantic Functions

## 2 ADDRESS CALCULATION AND IF-CLOSURE

### 2.1 Address Calculation

*Definition 2.1.* If  $P \in \text{WRITE}(L, M, \mu, \sigma)_\alpha$  then  $(\exists \ell \in \mathcal{V}) (\exists v \in \mathcal{V})$

- (w1) if  $|E| \leq 1$ , (w5a) if  $E \neq \emptyset$  then  $\checkmark \equiv L=\ell \wedge M=v$ ,
- (w2)  $\lambda(e) = \alpha W_\sigma^\mu[\ell]v$ , (w5b) if  $E = \emptyset$  then  $\checkmark \equiv \text{ff}$ .
- (w3)  $\kappa(e) \equiv L=\ell \wedge M=v$ ,
- (w4a) if  $E \neq \emptyset$  then  $\tau^D(\psi) \equiv (L=\ell) \Rightarrow \psi[M/[\ell]][M=v/Q_{[\ell]}]$ ,
- (w4b) if  $E = \emptyset$  then  $(\forall k) \tau^D(\psi) \equiv (L=k) \Rightarrow \psi[M/[k]][\text{ff}/Q_{[k]}]$ ,

If  $P \in \text{READ}(r, L, \mu, \sigma)_\alpha$  then  $(\exists \ell \in \mathcal{V}) (\exists v \in \mathcal{V})$

- (r1) if  $|E| \leq 1$ , (r4c) if  $E = \emptyset$  then  $(\forall s) \tau^D(\psi) \equiv \psi[s/r]$ ,
- (r2)  $\lambda(e) = \alpha R_\sigma^\mu[\ell]v$  (r5a) if  $E \neq \emptyset$  or  $\mu \sqsubseteq \text{rlx}$  then  $\checkmark \equiv \text{tt}$ .
- (r3)  $\kappa(e) \equiv L=\ell \wedge Q_{[\ell]}$ , (r5b) if  $E = \emptyset$  and  $\mu \sqsupseteq \text{acq}$  then  $\checkmark \equiv \text{ff}$ .
- (r4a) if  $e \in E \cap D$  then  $\tau^D(\psi) \equiv (L=\ell \Rightarrow v=s_e) \Rightarrow \psi[s_e/r]$ ,
- (r4b) if  $e \in E \setminus D$  then  $\tau^D(\psi) \equiv ((L=\ell \Rightarrow v=s_e) \vee (L=\ell \Rightarrow [\ell]=s_e)) \Rightarrow \psi[s_e/r]$ ,

### 2.2 If-closure

*Definition 2.2.* Let  $E \subseteq \mathcal{E}$  and  $\theta : E \rightarrow \Phi$  and  $\Omega \in \Phi$ . We say that  $\theta$  partitions  $\Omega$  if (1) if  $\theta_e \wedge \theta_d$  is satisfiable then  $e = d$ , (2)  $\Omega \equiv \bigvee_{e \in E} \theta_e$ .

If  $P \in \text{WRITE}(x, M, \mu, \sigma)_\alpha$  then  $(\exists v : E \rightarrow \mathcal{V}) (\exists \theta : E \rightarrow \Phi) (\exists \Omega \in \{\text{tt}, \text{ff}\})$

- (w1)  $\theta$  partitions  $\Omega$ , (w4)  $\tau^D(\psi) \equiv \bigwedge_{e \in E} (\theta_e \Rightarrow \psi[M/x][M=v_e/Q_x])$
- (w2)  $\lambda(e) = \alpha W_\sigma^\mu x v_e$ ,  $\wedge \neg \Omega \Rightarrow \psi[M/x][\text{ff}/Q_x]$
- (w3)  $\kappa(e) \equiv \theta_e \wedge M=v_e$ , (w5)  $\checkmark \equiv \Omega \wedge \bigwedge_{e \in E} (\theta_e \Rightarrow M=v_e)$ .

If  $P \in \text{READ}(r, x, \mu, \sigma)_\alpha$  then  $(\exists v : E \rightarrow \mathcal{V}) (\exists \theta : E \rightarrow \Phi) (\exists \Omega \in \{\text{tt}, \text{ff}\})$

- (r1)  $\theta$  partitions  $\Omega$ , (r5a) if  $\mu \sqsubseteq \text{rlx}$  then  $\checkmark \equiv \text{tt}$ ,
- (r2)  $\lambda(e) = \alpha R_\sigma^\mu x v_e$  (r5b) if  $\mu \sqsupseteq \text{acq}$  then  $\checkmark \equiv \Omega$ .
- (r3)  $\kappa(e) \equiv \theta_e \wedge Q_x$ ,
- (r4)  $(\forall s) \tau^D(\psi) \equiv \bigwedge_{e \in E \cap D} (\theta_e \Rightarrow v_e=s_e \Rightarrow \psi[s_e/r])$   
 $\wedge \bigwedge_{e \in E \setminus D} (\theta_e \Rightarrow (v_e=s_e \vee x=s_e) \Rightarrow \psi[s_e/r])$   
 $\wedge \neg \Omega \Rightarrow \psi[s/r]$

### 2.3 Address Calculation and If-closure

*Definition 2.3.* If  $P \in \text{WRITE}(L, M, \mu, \sigma)_\alpha$  then  $(\exists \ell : E \rightarrow \mathcal{V}) (\exists v : E \rightarrow \mathcal{V}) (\exists \theta : E \rightarrow \Phi) (\exists \Omega \in \{\text{tt}, \text{ff}\})$

- (w1)  $\theta$  partitions  $\Omega$ , (w5)  $\checkmark \equiv \Omega \wedge \bigwedge_{e \in E} (\theta_e \Rightarrow L=\ell_e \wedge M=v_e)$ .
- (w2)  $\lambda(e) = \alpha W_\sigma^\mu[\ell]v_e$ ,
- (w3)  $\kappa(e) \equiv \theta_e \wedge L=\ell_e \wedge M=v_e$ ,
- (w4)  $(\forall k) \tau^D(\psi) \equiv \bigwedge_{e \in E} (\theta_e \Rightarrow (L=\ell) \Rightarrow \psi[M/x][M=v_e/Q_x])$   
 $\wedge \neg \Omega \Rightarrow (L=k) \Rightarrow \psi[M/x][\text{ff}/Q_x]$


If  $P \in \text{READ}(r, L, \mu, \sigma)_\alpha$  then  $(\exists \ell : E \rightarrow \mathcal{V}) (\exists v : E \rightarrow \mathcal{V}) (\exists \theta : E \rightarrow \Phi) (\exists \Omega \in \{\text{tt}, \text{ff}\})$

- (r1)  $\theta$  partitions  $\Omega$ , (r5a) if  $\mu \sqsubseteq \text{rlx}$  then  $\checkmark \equiv \text{tt}$ ,
- (r2)  $\lambda(e) = \alpha R_\sigma^\mu[\ell]v_e$  (r5b) if  $\mu \sqsupseteq \text{acq}$  then  $\checkmark \equiv \Omega$ .
- (r3)  $\kappa(e) \equiv \theta_e \wedge L=\ell_e \wedge Q_{[\ell]}$ ,
- (r4)  $(\forall s) \tau^D(\psi) \equiv \bigwedge_{e \in E \cap D} (\theta_e \Rightarrow (L=\ell_e \Rightarrow v_e=s_e) \Rightarrow \psi[s_e/r])$   
 $\wedge \bigwedge_{e \in E \setminus D} (\theta_e \Rightarrow ((L=\ell_e \Rightarrow v_e=s_e) \vee (L=\ell_e \Rightarrow [\ell]=s_e)) \Rightarrow \psi[s_e/r])$   
 $\wedge \neg \Omega \Rightarrow \psi[s/r]$ ,

### 3 EXAMPLE FROM JAM PAPER

From [Bender and Palsberg 2019, §3.3]. With partial coherence/weak fulfillment you need to be careful that RMWs are totally ordered (if that's a property you want). May not come for free.

From [Bender and Palsberg 2019, §B]: “Here we demonstrate that it is possible to construct a program that is only forbidden due to the total coherence order”



### 4 IRIW




Status of IRIW is unclear in our model, since we allow everything allowed by power...

$$x := 1 \parallel r := x^{ra}; s := y \parallel y := 1 \parallel s := y^{ra}; r := x$$



### 5 SYNC EXAMPLES

The first of these is seen in hardware. All are allowed by PTX. Showing **rf** that is not included in the order using a dotted arrow.



To get publication using fences we need an additional closure property for **rf** on sync order:

$$x := 1; F^{rel}; y := 1 \parallel r := y; F^{acq}; s := x$$



Previous def of candidate requires:


(c7a) if  $d \xrightarrow{rf} e$  and  $\lambda(d)$  **strongly-matches**  $\lambda(e)$  then  $d \leq e$ .

This is not good enough for fences. A possible fix is the following closure condition:



(c7a') if  $d' \leq d \xrightarrow{rf} e \leq e'$  and  $\lambda(d')$  strongly-matches  $\lambda(e')$  then  $d' \leq e'$ .

With that we have the following, using  $\Rightarrow$  for edges induced by closure when  $d' \neq d$  or  $e' \neq e$ :



This seems to work for the above examples, but it could be too strong in general.

- One possibility is to restrict to preceding and following things in the same thread:

(c7a'') if  $d' \leq_{po} d \xrightarrow{rf} e \leq_{po} e'$  and  $\lambda(d')$  strongly-matches  $\lambda(e')$  then  $d' \leq e'$ .

where  $\leq_{po}$  is the obvious restriction of  $\leq$  to actions on the same thread.


- With either (c7a') or (c7a'') is it too strong to require  $\leq$  that be transitive? In particular:
  - if we restrict to  $\leq_{po}$ , the closure condition (c7a'') could add order between actions on the same thread via cross-thread reads.
  - How does transitivity interact with scopes?

Anton proposes:

(m9b') if  $d \xrightarrow{rmw} e$  then  $d \sqsubseteq e$ ,

(c7a''') if  $d' \leq d (\xrightarrow{rf}; (\xrightarrow{rmw}; \xrightarrow{rf})^*) e \leq e'$  and  $\lambda(d')$  strongly-matches  $\lambda(e')$  then  $d' \leq e'$ .

The following behavior is allowed by Arm, IMM, and C11, but forbidden by PTX. PTX forbids it since acquire reads work as fences for po-previous reads from the same location (symmetrically to release writes for po-latter writes to the same location in IMM, C11, and PTX).




To allow this on for IMM, we need to drop  $(Rx, R \sqsupseteq^{acq} x)$  from **sync-delays**.

The following is allowed by c11, but not IMM or PTX. The goal here is to construct a cycle  $a \xrightarrow{rf} b \xrightarrow{hb} c \xrightarrow{rf} d \xrightarrow{hb} a$  where  $rf$  will be included in synch-relation. In relational notation, the cycle has the following form:

$$(\text{rmw}; (\text{rfe}; \text{rmw})^2; \text{ppo}; [W^{rel}]; \text{rfe}; [R^{acq}]; \text{ppo})^2$$


$r := x^{acq}; \text{INC}(y) \parallel \text{INC}(y) \parallel \text{INC}(y); z^{rel} := 1 \parallel s := z^{acq}; \text{INC}(w) \parallel \text{INC}(w) \parallel \text{INC}(w); x^{rel} := 1$





## 6 RELATING IMM AND PTX

It looks like we cannot prove compilation correctness from IMM to PTX. (In this email I assume that all threads are in the same CTA, so any relation is a morally strong one if it is applicable.) The problem is in the LB-data-rel example:




IMM forbids it, but PTX allows it. The point is that IMM mixes dependencies and release/acquire-induced po-order in its NoOOTa axiom, whereas PTX doesn't — release/acquire are only used to have coherence.

The problem is related to the one we have already discussed in the context of the C++ model – if you don't have acquire reads in the program, then you can erase release annotations from writes. In this regard, PTX is closer to PL memory models than to hardware ones.

AFAIU for the same reason we won't be able to show compilation correctness from the Pomset model to PTX even directly, if the Pomset model mixes release/acquire induced order with dependencies in the same causality relation.


The previous example in the section shows that IMM's acquires are stronger than PTX for this pattern. The next example shows that acquiring reads in PTX are stronger than in IMM for a different pattern. Thus the acquires in PTX and IMM are incomparable.

The following behavior is allowed by IMM and C11, but forbidden by PTX. PTX forbids it since acquire reads work as fences for po-previous reads from the same location (symmetrically to release writes for po-latter writes to the same location in IMM, C11, and PTX).




## 7 THIN AIR

Need  $\trianglelefteq$  to prevent thin air on `rlx`:




## 8 IMM EXAMPLES


Disallowed by IMM:



Allowed by IMM, but not by Power/ARMv7/ARMv8/TSO:



Example from talk:




## 9 PTX EXAMPLES

Based on [Lustig et al. 2019; NVIDIA 2020].


In examples, all threads in different ctas.

(Rx0) must be forbidden. Before fulfilling the read:



(Wx1)  $\underline{E}$  (Rx) is required by c8b, enforcing publication.

(Rx0) must be allowed:





We do not have  $(W^{rel}y1) \leq (R^{acq}y1)$  since  $c7a$  only requires order for things that are morally strong.


Another example that may be of interest (nothing morally strong). Can this (Rx0)?

$$x := 0; x := 1 \parallel y := x \text{ if } (y)\{r := x\}$$


PTX allows TC16 for events that are not mutually strong (TC16<sub>wk</sub>), but disallows it when events are mutually strong (TC16<sub>sys</sub>). Note that  $\leq$  imposes no requirements here. Fulfillment imposes no order. This example shows that  $c8b$  cannot be strengthened to replace  $\sqsubseteq$  with  $\sqsubset$ .



About Release-Acquire semantics. Anton confirms that the following example is allowed in C11, but disallowed in the IMM. It is apparently allowed in C11 with the intention to allow releasing writes to be downgraded to relaxed in the case that only fulfill relaxed reads.



Another example from Anton. This is allowed in PTX because it does not include synchronization in the no-tar axiom, only in coherence and causality.




## 10 RFI EXAMPLES


Bad example:

$$r := \text{EXCHG}(x, 2); s := x; y := s - 1 \parallel r := y; x := r$$


(✓Arm8)




(⊆)




(⊆)




(⊆)

$$r := x; x := 2; s := x; y := s - 1 \parallel r := y; x := r$$


(⊆)



(⊆)




(⊆)


Anton example 1 (Allowed by ARM) [rfi-coe-coe]

$$x := 2; r := x^{\text{acq}}; y := 1 \parallel y := 2; x^{\text{rel}} := 1$$


(RFI-COE-COE)




(✓Arm8)



(⊆)



(⊆)




(⊆)

Internal reads survive acquires [rfi-acq-coe-coe] (where SC read = LDAR)

$$x := 2; s := z^{\text{sc}}; r := x^{\text{sc}}; y := 1 \parallel y := 2; x^{\text{rel}} := 1$$


(RFI-ACQ-COE-COE)



(✓Arm8)


And release-acquire pairs [rfi-ra-coe-coe] (where acquiring read = LDAPR)

$$x := 2; w^{\text{rel}} := 1; s := z^{\text{acq}}; r := x^{\text{acq}}; y := 1 \quad (\text{RFI-RA-COE-COE2})$$

$$\parallel y := 2; x^{\text{rel}} := 1 \parallel r := w; z := 1;$$


But not if either acquire is strengthened to SC (where SC read = LDAR). The execution is also disallowed if an external thread places order between the ra accesses:


$$x := 2; w^{\text{rel}} := 1; s := z^{\text{acq}}; r := x^{\text{acq}}; y := 1 \quad (\text{RFI-RA-DATA-COE-COE})$$

$$\parallel y := 2; x^{\text{rel}} := 1 \parallel r := w; z := r;$$



To allow this, weaken ra to rlx when read fulfilled by relaxed write of same thread (don't need to allow this when the write is part of an RMW).

$$x := 2; r := x^{\text{acq}}; y := 1 \parallel y := 2; x^{\text{rel}} := 1$$


RF variant [rfi-rfe-coe]:

$$x := 2; r := x^{\text{acq}}; y := 1 \parallel s := y; x^{\text{rel}} := 1 \quad (\text{RFI-RFE-COE})$$


TSO variant [rfi-fre-coe2]:

$$x := 2; r := x^{\text{acq}}; s := y \parallel y := 2; x^{\text{rel}} := 1 \quad (\text{RFI-COE-COE2})$$


Note that tso does not order W to R in local order, even in poloc. Nonetheless, tso disallows the following because of local visibility in first thread.

$$x := 2; r := x \parallel x := 1; s := x$$


[Higham and Kawash 2000] describe TSO as a linearization of partial order including:

- **poloc**
- $\text{lws} = \text{po}; [W]$
- $d \xrightarrow{\text{po}} e$  when  $c \xrightarrow{\text{rfe}} d \xrightarrow{\text{po}} e$

[Alglave et al. 2020] describe TSO as linearization of partial order satisfying internal visibility and including

- $[W]; \text{po}; [W]$
- $d \xrightarrow{\text{po}} e$  when  $c \xrightarrow{\text{rfe}} d \xrightarrow{\text{po}} e$ , from  $(\text{range}(\text{rfe}) * \_)$
- $[R]; \text{po}; [W]$ , from  $(\text{rfi}^{-1}; \text{lob})$

Ignoring fences and RMWs:


```

let rec lob = po \ ([W]; po; [R])
let IM0 = loc & ((IW * (M\IW)) | ((W\FW) * FW))
let gc-req = (W * \_) | ((R * \_) & ((range(rfe) * \_) | (rfi^{-1}; lob)))
let preorder-gcb = IM0 | lob & gc-req

```


Double FRE variant [rfi-fre-fre]:

$x := 2; r := x^{\text{acq}}; s := y \parallel y := 2; F; r := x$  (RFI-FRE-FRE)




It does not seem possible to do this only with **rfe**. ARM disallows this [data-rfi-rfe-rfe]:

$x := z; r := x^{\text{acq}}; y := 1 \parallel z := y$  (DATA-RFI-RFE-RFE)




It also disallows [ctrl-rfi-rfe-rfe]:

$\text{if}(z)\{ \}; x := 1; r := x^{\text{acq}}; y := 1 \parallel z := y$  (CTRL-RFI-RFE-RFE)




ARM allows some counterintuitive results for SC access [ctrl-rfi-fre-rfe]:

$\text{if}(x)\{ \}; x := 2; r := x^{\text{sc}}; s := y^{\text{sc}} \parallel y^{\text{sc}} := 2; x^{\text{sc}} := 1$  (CTRL-RFI-FRE-RFE)




Not possible with **coe** [ctrl-rfi-coe-rfe]:

$\text{if}(x)\{ \}; x := 2; r := x^{\text{sc}}; y^{\text{sc}} := 1 \parallel y^{\text{sc}} := 2; x^{\text{sc}} := 1$  (CTRL-RFI-COE-RFE)



This is not allowed with a data dependency instead of a control dependency [data-rfi-fre-rfe]:

$x := x+1; r := x^{sc}; s := y^{sc} \parallel y^{sc} := 1; x^{sc} := 1$  (DATA-RFI-FRE-RFE)




(XArm8)

## 11 SC EXAMPLES


*Example 11.1.* Consider IRIW with all ra access:

$x^{rel} := 1 \parallel r := x^{acq}; s := y^{acq} \parallel y^{rel} := 1 \parallel r := y^{acq}; s := x^{acq}$  (IRIW-ACQ-ACQ)



(✓POWER, C11)

We allow this execution:




( $\triangleleft$ )

( $\leq$ )

( $\sqsubseteq$ )

IRIW-ACQ-SC1, is allowed by trailing-sync compilation to power [Lahav et al. 2017, §1].


$x^{sc} := 1 \parallel r := x^{acq}; s := y^{sc} \parallel y^{sc} := 1 \parallel r := y^{acq}; s := x^{sc}$  (IRIW-ACQ-SC1)



(✓POWER, X C11)

To model this it is convenient that synchronization is not included in dependency order:

- add sc bullet to def of  $\sqsubseteq$  in c8b,
- add SC access to *sync-delays*.




( $\triangleleft$ )

( $\leq$ )

( $\sqsubseteq$ )

This correctly forbids the all sc version:

$x^{sc} := 1 \parallel r := x^{sc}; s := y^{sc} \parallel y^{sc} := 1 \parallel r := y^{sc}; s := x^{sc}$  (IRIW-SC-SC)



( $\triangleleft$ )

*Example 11.2.* Thin air with an SC antidependency:


$y^{sc} := x \parallel y^{sc} := 2 \parallel x := y-1$



( $\triangleleft$ )




IRIW-ACQ-SC2 is allowed by trailing-sync compilation to power [Lahav et al. 2017, §1].




This example is hard to get right for power because it must be allowed with `ra` reads, but disallowed with `sc` reads. This seems unsolvable: To allow the version with `ra`, we would need to weaken the order between the reads in each thread for the `ra` case, and that would break publication.

Leading sync is also unsound in c11 with RMW [Lahav et al. 2017, §2.1].




Leading sync is also unsound in c11 with SC fences [Lahav et al. 2017, §A.1].




Fulfillment of (Rx2) requires that either  $(W^{\text{rel}}x1) \rightarrow (Wx2)$  or  $(Rx2) \rightarrow (W^{\text{rel}}x1)$ . It's interesting that in the pomset,  $(R^{\text{sc}}x1)$  is not needed to get a cycle.

There is a long discussion of this in [Bender and Palsberg 2019, §5.2, Fig. 17], where they also discuss this example:



[Lahav et al. 2017, §A.2] claims that Arm8 allows this [RWC+acq+sc], but [herd7](#) rejects it. Reason: they are citing the flowing/pop model [Flur et al. 2016] rather than [Pulte et al. 2018].



## 12 TWO ORDER IDEA

The two order idea from OOPSLA talk is:

- Require:  $d \sqsubseteq e$  when  $d \trianglelefteq e$  and they conflict

This does not work for the IMM or ARMv7, but it may work for Power, TSO, ARMv8. That would be nice. Let's write  $\boxtimes$  for this notion, with strong fulfillment.

With this there is a cycle in **ARM7-WEAK** (weak/strong fulfillment not relevant here):



Anton says: **ARM7-WEAK** is forbidden by Power, TSO, ARMv8, but allowed by ARMv7. Maybe it isn't that important to support it anymore.

There is also a cycle in **PUB-REL-RLX-COE**. Anton says: I checked Power/ARMv7 models in this regard. They disallow the behavior (as well as ARMv8 and TSO), so we can in principle strengthen IMM to forbid it as well. For that, we may add axiom to IMM forbidding cycles in  $\text{co} \cup ([W]; \text{rfe}^? ; ([R^{\text{acq}}] \cup \text{po}; [FW^{\text{rel}}]); \text{ar}^*; [W])$ . This works if we have acquire/release accesses on the path since they are compiled with fences to Power.

### 13 DEAD STORE ELIMINATION, STORE FORWARDING, AND MONOTONICITY

We validate “monotonicity” by updating the rules for read, write and fence to include  $(\exists v \sqsupseteq \mu)$ :

$$(R2) \lambda(e) = \alpha R_{\sigma}^v x v, \quad (W2) \lambda(e) = \alpha W_{\sigma}^v x v, \quad (F2) \lambda(e) = \alpha F_{\sigma}^v.$$

One could do the same for scopes.

[**Todo: The rest of this is very sketchy. It is difficult to get merging with alternate worlds not messing things up. Any kind of disjointness requirement imperils associativity.**]

The semantics already validates:

- $\llbracket x := M; x := M \rrbracket \sqsupseteq \llbracket x := M \rrbracket$
- $\llbracket s := x; r := x \rrbracket \sqsupseteq \llbracket s := x; r := s \rrbracket$
- $\llbracket r := x \rrbracket \sqsupseteq \llbracket \text{skip} \rrbracket$

It does not validate:

- $\llbracket x := M; x := N \rrbracket \sqsupseteq \llbracket x := N \rrbracket$
- $\llbracket x := M; r := x \rrbracket \sqsupseteq \llbracket x := M; r := M \rrbracket$

The semantics of Fig. 1 validates elimination of irrelevant relaxed reads and redundant reads. Fig. 1 also validates elimination of writes of the same value. However, Fig. 1 does not validate general write elimination, where, for example,  $(x := 1; x := 2)$  is refined to  $x := 2$ . Nor does it validate store forwarding, where, for example,  $(x := 1; r := x)$  is refined to  $(x := 1; r := 1)$ .

Elimination can be justified in pomset by *merging* actions with different labels. A list of safe merges can be found in [Chakraborty and Vafeiadis 2017, §E] and [Kang 2019, §7.1]. For examples of unsafe merges and reorderings, see [Chakraborty and Vafeiadis 2017, §D]. See also [Chakraborty and Vafeiadis 2019, §6.2]

Read-read and fence-fence merges can be handled by “monotonicity”: allowing actions to put down stronger modes in the model. Then they can merge on the nose.

Sad: read elimination can't be done the nice way using  $\tau^D(\psi) \equiv x=r \Rightarrow \psi$  for **R4c** because there may be a release-acquire pair between the read and the matching write.

Let  $\text{merge} : \mathcal{A} \times \mathcal{A} \rightarrow \mathcal{A}$  be a partial function defined as follows.

$$\text{merge}(a, b) = \begin{cases} a & \text{if } a = b \text{ or } a = (\alpha W_{\sigma}^{\mu} x v) \text{ and } b = (\alpha R_{\sigma}^v x v) \\ b & \text{if } a = b \text{ or } a = (\alpha W_{\sigma}^{\mu} x v) \text{ and } b = (\alpha W_{\sigma}^v x w) \\ \text{undefined} & \text{otherwise} \end{cases}$$

(If we have “monotonicity” then we can require  $\mu = v$ .)

If  $a_0 = \text{merge}(a_1, a_2)$ , then  $a_1$  and  $a_2$  can coalesce, resulting in  $a_0$ . This allows optimizations such as  $(x := 1; x := 2)$  to  $(x := 2)$  and  $(x := 1; r := x)$  to  $(x := 1; r := 1)$ . For associativity of sequential composition, it is important that merge always take an upper bound on the modes of the two actions. For example, it would invalidate associativity to allow  $(Wxv) = \text{merge}(Wxv, R^{\text{acq}}xv)$ , although this is considered safe.

Then we can replace **s2-s3** in Fig. 1 by:

(s2a) if  $e \in E_1 \setminus E_2$  then  $\lambda(e) = \lambda_1(e)$ ,

(s2b) if  $e \in E_2 \setminus E_1$  then  $\lambda(e) = \lambda_2(e)$ ,

(s2c) if  $e \in E_1 \cap E_2$  then  $\lambda(e) = \text{merge}(\lambda_1(e), \lambda_2(e))$ ,

(s3a) if  $e \in E_1 \setminus E_2$  then  $\kappa(e) \equiv \kappa_1(e)$ ,

(s3b) if  $e \in E_2 \setminus E_1$  then  $\kappa(e) \equiv \kappa'_2(e)$ ,

(s3c) if  $e \in E_1 \cap E_2$  then either

- $\lambda_1(e) = \lambda(e) = \lambda_2(e)$  and  $\kappa(e) \equiv \kappa_1(e) \vee \kappa'_2(e)$ ,
- $\lambda_1(e) = \lambda(e) \neq \lambda_2(e)$  and  $\kappa'_2(e) \equiv \kappa(e) \equiv \kappa_1(e)$  (write-read),
- $\lambda_1(e) \neq \lambda(e) = \lambda_2(e)$  and  $\kappa_1(e) \equiv \kappa(e) \equiv \kappa'_2(e)$  (write-write).

Full merge: if  $(M)\{x := 1\}$ ;  $x := 2$  can become  $x := 2$ .

Partial merge:  $x := 1$ ; if  $(M)\{x := 2\}$  can become if  $(M)\{x := 2\}$  else  $\{x := 1\}$ .

To get associativity, you need the ability to merge with multiple events.

$$\begin{array}{ccc} x := 1; \text{if}(M)\{x := 2\} & & \text{if}(!M)\{x := 2\} \\ \boxed{\neg M \mid Wx1} \quad \boxed{M \mid Wx2} & & \boxed{\neg M \mid Wx2} \end{array}$$

This is asymmetric. We don't expect to merge all three events in the following:

$$\begin{array}{ccc} \text{if}(!M)\{x := 2\} & & x := 1; \text{if}(M)\{x := 2\} \\ \boxed{\neg M \mid Wx2} & & \boxed{\neg M \mid Wx1} \quad \boxed{M \mid Wx2} \end{array}$$

We could have a lot merging:

$$\begin{array}{ccccccc} \text{if}(N)\{x := 1; \text{if}(M)\{x := 3\}\}; \text{if}(\neg N)\{x := 2; \text{if}(M)\{x := 3\}\} & & \text{if}(!M)\{x := 3\} \\ \boxed{\neg M \wedge N \mid Wx1} \quad \boxed{M \wedge N \mid Wx3} \quad \boxed{\neg M \wedge \neg N \mid Wx2} \quad \boxed{M \wedge \neg N \mid Wx3} & & \boxed{\neg M \mid Wx3} \end{array}$$

Full merge:  $x := 1$ ; if  $(M)\{r := x\}$  can become  $x := 1$ ; if  $(M)\{r := 1\}$ .

Partial merge: if  $(M)\{x := 1\}$ ;  $r := x$  can become if  $(M)\{x := 1$ ;  $r := 1\}$  else  $\{r := x\}$ .

I don't think we need multi-merge for write-read. Reads only affect the world via the predicate transformer. Any conditional surrounding a read is baked into the predicate transformer, and so does not persist in the preconditions of the actions themselves after the merge. Consider  $r := 1$ ;  $x := 2$ ; if  $(M)\{r := x\}$ . This can safely transform to  $r := 1$ ;  $x := 2$ ; if  $(M)\{r := 2\}$ .

In the example below, the reads should *not* merge. Although the second read can merge with the write.

$$\begin{array}{ccc} \text{if}(!M)\{x := 1\}; \text{if}(M)\{r := x\} & & \text{if}(!M)\{s := x\} \\ \boxed{\neg M \mid Wx1} \quad \boxed{M \mid Rx1} & & \boxed{\neg M \mid Rx1} \end{array}$$

Another example:

$$\begin{array}{ccc} x := 1; \text{if}(M)\{r := x\} & & \text{if}(!M)\{s := x\} \\ \boxed{Wx1} & & \boxed{\neg M \mid Rx1} \end{array}$$

Another example:

$$\begin{array}{ccc} x := 1 & & \text{if}(M)\{r := x\}; \text{if}(!M)\{s := x\} \\ \boxed{Wx1} & & \boxed{Rx1} \end{array}$$

Idea for multi-merge. Use  $E'_1 \subseteq E_1$ , with a surjective function  $\pi : E_1 \rightarrow E'_1$  that shows how writes merge.

- Require that  $(\forall d \in E'_1) \pi(d) = d$ .
- Require that if  $c \in (E_1 \setminus E'_1)$  then  $\pi(c) \in E_2$ —and therefore  $\pi(c) \in (E'_1 \cap E_2)$ .
- Take  $E = E'_1 \cup E_2$ .

Require that the writes that coalesce have disjoint preconditions.

- if  $\pi(c) = \pi(c')$  then  $\kappa_1(c) \wedge \kappa_1(c')$  is unsatisfiable

Then each of them has to merge into the same write  $e \in E_2$  using the merge function and combining the predicates as specified above.

- (s2a) if  $e \in E'_1 \setminus E_2$  then  $\lambda(e) = \lambda_1(e)$ ,
- (s2b) if  $e \in E_2 \setminus E'_1$  then  $\lambda(e) = \lambda_2(e)$ ,
- (s2c) if  $e \in (E'_1 \cap E_2)$  and  $c \in E_1$  and  $\pi(c) = e$  then  $\lambda(e) = \text{merge}(\lambda_1(c), \lambda_2(e))$ ,
- (s3a) if  $e \in E'_1 \setminus E_2$  then  $\kappa(e) \equiv \kappa_1(e)$ ,
- (s3b) if  $e \in E_2 \setminus E'_1$  then  $\kappa(e) \equiv \kappa'_2(e)$ ,
- (s3c) if  $e \in (E'_1 \cap E_2)$  then
  - $\kappa(e) \equiv \kappa'_2(e) \vee \bigvee_{c \in C} \kappa_1(c)$ , where  $C = \{c \in E_1 \mid \pi(c) = e \text{ and } \lambda_1(c) = \lambda_2(e)\}$ ,
  - if  $\pi(c) = e$  and  $\lambda_1(c) = \lambda(e) \neq \lambda_2(e)$  then  $\kappa'_2(c) \equiv \kappa(e)$  (write-read),
  - if  $\pi(c) = e$  and  $\lambda_1(c) \neq \lambda(e) = \lambda_2(e)$  then  $\kappa_1(c) \equiv \kappa(e)$  (write-write).

## 14 OLD NOTES

Goal is to capture POWER, not ARM-v7. See §14.3, below. So cannot use IMM out of the box.

Introduce *weak order*  $\sqsubseteq^3$ .

*Definition 14.1 (2.1).* A (memory order) pomset is a tuple  $(E, \leq, \sqsubseteq, \lambda, \xrightarrow{\text{rmw}})$ :

- $E$  is a set of states,
- $\leq \subseteq (E \times E)$  and  $\sqsubseteq \subseteq (E \times E)$  are partial orders,
- $\lambda : E \rightarrow (\Phi \times \mathcal{A})$  is a labeling, from which we derive functions  $\kappa : E \rightarrow \Phi$  and  $\lambda : E \rightarrow \mathcal{A}$ ,
- if  $d (\leq \cup \sqsubseteq) e$  then  $\kappa(e)$  implies  $\kappa(d)$ , and
- $\bigwedge_e \kappa(e)$  is satisfiable.

Additional stuff:

- if  $d (\leq ; \sqsubseteq) e$  then  $d \neq e$ , and
- if  $d (\leq ; \sqsubseteq ; \leq) e$ ,  $d$  is SC, and  $e$  is SC, then  $d \leq e$ .

RMW:

- If  $d \xrightarrow{\text{rmw}} e$ , then  $d \leq e$ .
- If  $\exists x. c$  and  $e$  write  $x$ ,  $c \sqsubseteq e$ , and  $d \xrightarrow{\text{rmw}} e$ , then  $c \sqsubseteq d$ .
- If  $\exists x. c$  and  $e$  write  $x$ ,  $d \sqsubseteq c$ , and  $d \xrightarrow{\text{rmw}} e$ , then  $e \sqsubseteq c$ .

Update the definitions to use  $\sqsubseteq$  instead of  $\leq$  in two places:

- the last item defining fulfillment, and
- item 5b defining prefixing.

*Definition 14.2 (2.4).* We say  $d$  fulfills  $e$  on  $x$  if

- $d$  writes  $v$  to  $x$ ,
- $e$  reads  $v$  from  $x$ ,
- $d \leq e$ , and
- if  $c$  writes to  $x$  then either  $c \sqsubseteq d$  or  $e \sqsubseteq c$ .

*Definition 14.3 (2.10).* Let  $(\phi \mid a) \Rightarrow \mathcal{P}$  be the set  $\nabla \mathcal{P}'$  where  $P' \in \mathcal{P}'$  when there is some  $P \in \mathcal{P}$  that satisfies items 1-4 of Definition 2.8 such that:

- 5a. if  $e$  writes then either  $d <' e$  or  $\kappa'(e)$  implies  $\kappa(e)$ ,
- 5b. if  $d$  and  $e$  are actions in conflict, then  $d \sqsubset' e$ ,

<sup>3</sup>Note we can *not* require

- if  $d (\leq \cup \sqsubseteq) e$  then  $\sigma(d)$  subsumes  $\sigma(e)$ .

This does not hold, for example, in  $\llbracket x := 1; x := 2 \rrbracket$ .

- 5c. if  $d$  is an acquire or  $e$  is a release, then  $d <' e$ ,
- 5d. if  $d$  is an SC write and  $e$  is an SC read, then  $d <' e$ ,
- 5e. if  $d$  reads, and  $e$  is an acquiring fence, then  $d <' e$ , and
- 5f. if  $d$  is a releasing fence, and  $e$  writes, then  $d <' e$ .

Weak order is only required to relate actions on the same location. In augmentation minimal pomsets, it is a subset of **eco** (only relates writes that are read). The irreflexivity requirement in the definition is thus comparable to requiring that  $\leq \cup \sqsubseteq_x$  is a partial order, for every  $x$ . It is *not* the case that  $\leq \cup \sqsubseteq$  is a partial order.

Note that we have a kind of semi-transitivity here, but only per variable.


- If  $c \leq_x d \sqsubseteq_x e$  then  $c \sqsubseteq_x e$ .
- If  $c \sqsubseteq_x d \leq_x e$  then  $c \sqsubseteq_x e$ .

With the requirements of fulfillment, we have that  $d \leq e$  implies  $d \sqsubseteq e$  when the actions conflict—there is a caveat for unread writes, where no order is forced.


Here are some examples of the main text. To better visualize, we use different arrowheads for strong and weak order. We use a single color for strong order, and separate colors for each variable in weak order.

#### 14.1 Many Examples


Here is fencing behavior mixing with release/acquire:




Coherence C does not allow:



Coherence Java allows:




## Store buffering


$$x := 0; y := 0; (x^{ra} := 1; y := r \parallel y^{ra} := 1; x := r)$$


## IRIW


$$x := 0; x := 1 \parallel r := x^{acq}; s := y$$

$$\parallel y := 0; y := 1 \parallel r := y^{acq}; s := x$$



## Three variable MCA example Allowed.

$$\text{if}(x)\{y := 0\}; y := 1 \parallel \text{if}(y)\{z := 0\}; z := 1 \parallel \text{if}(z)\{x := 0\}; x := 1$$


## Two variable MCA example Allowed.

$$\text{if}(x)\{y := 0\}; y := 1 \parallel \text{if}(y)\{x := 0\}; x := 1$$



[Lahav et al. 2017, Fig. 5]

$$x := 1 \parallel r := x; F^{sc}; r := y \parallel y := 1; F^{sc}; r := x$$



[Lahav et al. 2017, Fig. 6]

$$x := 1; z^{ra} := 1; \parallel r := z^{acq}; F^{sc}; r := y \parallel y := 1; F^{sc}; r := x$$


PSC is part of AR [Podkopaev et al. 2019, Ex. 3.9]:


$$r := y; F^{sc}; r := z \parallel z := 1; F^{sc}; r := x \parallel \text{if}(x \neq 0)\{y := 1\}$$


Detour Example [Podkopaev et al. 2019, Ex. 3.7]:

$$x := z - 1; y := x \parallel x := 1 \parallel z := y$$


## 14.2 Another fencing example

[Podkopaev et al. 2019, §D]: The following execution graph is not consistent in the promise-free declarative model of [Kang et al. 2017]. Nevertheless, its mapping to POWER (obtained by simply replacing Fsc with Fsync) is POWER-consistent and  $\text{po} \cup \text{rf}$  is acyclic (so it is Strong-POWER-consistent). Note that, using promises, the promising semantics allows this behavior.

$$r := z; \text{F}^{\text{sc}}; x := 1 \parallel x := 2; \text{F}^{\text{sc}}; y := 1 \parallel r := y; z := 1$$


Allowed behavior on POWER... Is there a dependency in the last thread? If so, this is a problem.

[Podkopaev et al. 2019, §8]: To establish the correctness of compilation of the promising semantics to POWER, Kang et al. [2017] followed the approach of Lahav and Vafeiadis [2016]. This approach reduces compilation correctness to POWER to (i) the correctness of compilation to the POWER model strengthened with  $\text{po} \cup \text{rf}$  acyclicity; and (ii) the soundness of local reorderings of memory accesses. To establish (i), Kang et al. [2017] wrongly argued that the strengthened POWER-consistency of mapped promise-free execution graphs imply the promise-free consistency of the source execution graphs. This is not the case due to SC fences, which have relatively strong semantics in the promise-free declarative model (see [Podkopaev et al. 2018, Appendix D] for a counter example). Nevertheless, our proof shows that the compilation claim of Kang et al. [2017] is correct.

## 14.3 Power versus ARM7

[Lahav and Vafeiadis 2016, §5]: Characterizing ppo of power:


$$[\text{RU}]; (\text{deps} \cup \text{poloc})^+; [\text{WU}] \subseteq \text{ppo} \quad (\text{PPO lower})$$

$$\text{ppo} \cap \text{po}_{\text{imm}} \subseteq (\text{deps} \cup \text{poloc})^+ \quad (\text{PPO upper})$$

$R_{\text{imm}}$  denotes the relation consisting of all immediate R-edges, i.e., pairs  $(a, b) \in R$  such that for every  $c$ ,  $(c, b) \in R$  implies  $(c, a) \in R$ , and  $(a, c) \in R$  implies  $(b, c) \in R$ .

[Podkopaev et al. 2019, After example 3.6]: Note that we do not include fri in ppo since it is not preserved in ARMv7 [Alglave et al. 2014] (unlike in x86-TSO, POWER, and ARMv8). Thus, as ARMv7 (as well as the Flowing and POP models of ARM in [Flur et al. 2016]), IMM allows the weak behavior from [Lahav and Vafeiadis 2016, §6].

[Lahav and Vafeiadis 2016, §6]: Consider the program in Fig. 4.

$$r := x; x := 1 \parallel y := x \parallel x := y$$


Note that no reorderings or eliminations can be applied to this program. In the second and the third threads, reordering is forbidden because of the dependency between the load and the subsequent store. On the first thread, there is no dependency, but since the load and the store access the same location, their reordering is generally unsound, as it allows the load to read from the (originally subsequent) store. Moreover, this program cannot return  $a = 1$  under a  $(\text{po} \cup \text{rf})$ -acyclic model, because the only instance of the constant 1 in the program occurs after the load of  $x$  in the first thread. Nevertheless, this behavior is allowed under both the axiomatic ARMv7 model of Alglave et al. [4] and the ARMv8 Flowing and POP models of Flur et al. [12]

The axiomatic ARMv7 model [4] is the same as the Power model presented in Section 5, with the only difference being the definition of ppo (preserved program order). In particular, this model does not satisfy (ppo-lower-bound) because

$$[\text{RU}]; \text{poloc}; [\text{WU}] \not\subseteq \text{ppo}.$$



Hence, the first thread's program order in the example above is not included in ppo, and there is no happens-before cycle. For the same reason, our proof for Power does not carry over to ARM.

In the ARMv8 Flowing model [12], consider the topology where the first two threads share a queue and the third thread is separate. The following execution is possible: (1) the first thread issues a load request from  $x$  and immediately commits the  $x := 1$  store; (2) the second thread then issues a load request from  $x$ , which gets satisfied by the  $x := 1$  store, and then (3) issues a store to  $y := 1$ ; (4) the store to  $y$  gets reordered with the  $x$ -accesses, and flows to the third thread; (5) the third thread then loads  $y = 1$ , and also issues a store  $x := 1$ , which flows to the memory; (6) the load of  $x$  flows to the next level and gets satisfied by the  $x := 1$  store of the third thread; and (7) finally the  $x := 1$  store of the first thread also flows to the next level. The POP model is strictly weaker than the Flowing model, and thus also allows this outcome.

#### 14.4 Fences and RMW


[Podkopaev et al. 2019, Remark 2, After example 3.1]: Aim: allow the splitting of release writes and RMWs into release fences followed by relaxed operations. In RC11 [Lahav et al. 2017], as well as in C/C++11 [Batty et al. 2011], this rather intuitive transformation, as we found out, is actually unsound.

$$y := 1; x^{ra} := 1 \parallel \text{INC}^{ra,ra}(x); x := 3 \parallel r := x^{acq}; s := y$$



(R)C11 disallows the annotated behavior, due in particular to the release sequence formed from the release exclusive write to  $x$  in the second thread to its subsequent relaxed write. However, if we split the increment to `fencerel`; `a := FADDacq,rlx(x, 1)` (which intuitively may seem stronger), the release sequence will no longer exist, and the annotated behavior will be allowed. IMM overcomes this problem by strengthening `sw` in a way that ensures a synchronization edge for the transformed program as well

$$y := 1; x^{ra} := 1 \parallel F^{rel}; \text{INC}^{ra,rlx}(x); x := 3 \parallel r := x^{acq}; s := y$$




We seem to disallow both of these out of the box.

In the case of a relaxed read in the RMW, the outcome is allowed in both cases:

$$y := 1; x^{ra} := 1 \parallel \text{INC}^{rlx,ra}(x); x := 3 \parallel r := x^{acq}; s := y$$



$$y := 1; x^{ra} := 1 \parallel F^{rel}; \text{INC}^{rlx,rlx}(x); x := 3 \parallel r := x^{acq}; s := y$$



## REFERENCES

- Jade Alglave, Will Deacon, Richard Grisenthwaite, Antoine Hacquard, and Luc Maranget. 2020. Armed cats: Formal Concurrency Modelling at Arm. Draft. , 49 pages.
- John Bender and Jens Palsberg. 2019. A formalization of Java’s concurrent access modes. *Proc. ACM Program. Lang.* 3, OOPSLA (2019), 142:1–142:28. <https://doi.org/10.1145/3360568>
- Soham Chakraborty and Viktor Vafeiadis. 2017. Formalizing the concurrency semantics of an LLVM fragment. In *Proceedings of the 2017 International Symposium on Code Generation and Optimization, CGO 2017, Austin, TX, USA, February 4-8, 2017*, Vijay Janapa Reddi, Aaron Smith, and Lingjia Tang (Eds.). ACM, 100–110. <http://dl.acm.org/citation.cfm?id=3049844>
- Soham Chakraborty and Viktor Vafeiadis. 2019. Grounding thin-air reads with event structures. *PACMPL* 3, POPL (2019), 70:1–70:28. <https://doi.org/10.1145/3290383>
- William Ferreira, Matthew Hennessy, and Alan Jeffrey. 1996. A Theory of Weak Bisimulation for Core CML. In *Proceedings of the 1996 ACM SIGPLAN International Conference on Functional Programming, ICFP 1996, Philadelphia, Pennsylvania, USA, May 24-26, 1996*, Robert Harper and Richard L. Wexelblat (Eds.). ACM, 201–212. <https://doi.org/10.1145/232627.232649>
- Shaked Flur, Kathryn E. Gray, Christopher Pulte, Susmit Sarkar, Ali Sezgin, Luc Maranget, Will Deacon, and Peter Sewell. 2016. Modelling the ARMv8 architecture, operationally: concurrency and ISA. In *Proceedings of the 43rd Annual ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, POPL 2016, St. Petersburg, FL, USA, January 20 - 22, 2016*, Rastislav Bodík and Rupak Majumdar (Eds.). ACM, 608–621. <https://doi.org/10.1145/2837614.2837615>
- Lisa Higham and Jalal Kawash. 2000. Memory Consistency and Process Coordination for SPARC Multiprocessors. In *High Performance Computing - HiPC 2000, 7th International Conference, Bangalore, India, December 17-20, 2000, Proceedings (Lecture Notes in Computer Science, Vol. 1970)*, Mateo Valero, Viktor K. Prasanna, and Sriram Vajapeyam (Eds.). Springer, 355–366. [https://doi.org/10.1007/3-540-44467-X\\_32](https://doi.org/10.1007/3-540-44467-X_32)
- Alan Jeffrey, James Riely, Mark Batty, Simon Cooksey, Ilya Kaysin, and Anton Podkopaev. 2021. The Leaky Semicolon: Compositional Semantic Dependencies for Relaxed-Memory Concurrency. <https://github.com/chicago-relaxed-memory/seqcomp>.
- Jeehoon Kang. 2019. *Reconciling Low-Level Features of C with Compiler Optimizations*. Ph.D. Dissertation. Seoul National University, Seoul, South Korea. <https://sf.snu.ac.kr/jeehoon.kang/thesis/>
- Ori Lahav and Viktor Vafeiadis. 2016. Explaining Relaxed Memory Models with Program Transformations. In *FM 2016: Formal Methods - 21st International Symposium, Limassol, Cyprus, November 9-11, 2016, Proceedings (Lecture Notes in Computer Science, Vol. 9995)*, John S. Fitzgerald, Constance L. Heitmeyer, Stefania Gnesi, and Anna Philippou (Eds.). Springer, 479–495. [https://doi.org/10.1007/978-3-319-48989-6\\_29](https://doi.org/10.1007/978-3-319-48989-6_29)
- Ori Lahav, Viktor Vafeiadis, Jeehoon Kang, Chung-Kil Hur, and Derek Dreyer. 2017. Repairing sequential consistency in C/C++11. In *Proceedings of the 38th ACM SIGPLAN Conference on Programming Language Design and Implementation, PLDI 2017, Barcelona, Spain, June 18-23, 2017*, Albert Cohen and Martin T. Vechev (Eds.). ACM, 618–632. <https://doi.org/10.1145/3062341.3062352>
- Daniel Lustig, Sameer Sahasrabudhe, and Olivier Giroux. 2019. A Formal Analysis of the NVIDIA PTX Memory Consistency Model. In *Proceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS 2019, Providence, RI, USA, April 13-17, 2019*, Iris Bahar, Maurice Herlihy, Emmett Witchel, and Alvin R. Lebeck (Eds.). ACM, 257–270. <https://doi.org/10.1145/3297858.3304043>
- NVIDIA. 2020. Parallel Thread Execution ISA Version 7.1. <https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#memory-consistency-model>.
- Anton Podkopaev, Ori Lahav, and Viktor Vafeiadis. 2019. Bridging the gap between programming languages and hardware weak memory models. *Proc. ACM Program. Lang.* 3, POPL (2019), 69:1–69:31. <https://doi.org/10.1145/3290382>
- Christopher Pulte, Shaked Flur, Will Deacon, Jon French, Susmit Sarkar, and Peter Sewell. 2018. Simplifying ARM concurrency: multicopy-atomic axiomatic and operational models for ARMv8. *PACMPL* 2, POPL (2018), 19:1–19:29. <https://doi.org/10.1145/3158107>