Computer Architecture Homework 8

Spring 2022, May

Problem 1 (10 points)

Choose True / False:

1.A virtual memory system that uses paging is vulnerable to external fragmentation.	
2. One way to solve Compulsory miss is to increase the block size. Tunk	
3. In a bare system, addresses issued with loads/stores are real physical addresses other than virtual address.	/
4. The size of the virtual address space accessible to the program cannot be larger than the size of the physical	
address space. Fince	

Problem 2 (10 points)

This question refers to an architecture using segmentation with paging. In this architecture, the 32-bit virtual address is divided into fields as follows:

3 bit segment number	13 bit page number	16 bit offset

Here is the relevant table (all values in hexadecimal):

S	Segment Table		Page Table A		Page Table B	
0	Page Table A	0	CAEF	0	C001	
1	Page Table B	1	DEAB	1	D5AA	
X	(rest invalid)	2	BFFE	2	A000	
		3	AF11	3	BA09	
		X	(rest invalid)	X	(rest invalid)	

Find the physical address corresponding to each of the following virtual addresses (answer "bad virtual address" if the virtual address is invalid):

Problem 3 (30 points)

In a 34-bit machine we subdivide the virtual address into 4 segments as follows:

			offlet	7
8 bit	7 bit	7 bit	12 bit	

We use a 3-level page table, such that the first 8-bit are for the first level and so on. Assume the size of each page table is equal to one page size. (Ignore the fragments and treat it roughly as one page)

Question 1. What is the page size in such a system?

Question 2. What is the size of a page table for a process that has 256K of memory starting at address 0?

Question 3.What is the size of a page table for a process that has a code segment of 48K starting at address 0x1000000, a data segment of 600K starting at address 0x80000000 and a stack segment of 64K starting at address 0xf0000000 and growing upward?

O . - one page effect is whith. Then the page size is
$$2^{12}$$
 bytes = 9 KB

The process needs 256 K Byte of memory, and that is 256 K/an = 64 pages of memory.

and a single third level page can handle 27= 128 pages, so we need I first well page table.

1 seemed level page table

So the Size is (1+1+1) ~4 hb = 12 KB

- 6 Cade segment 48k. need f8k/4k= 12 payes.

 Go we need I third level page table for it.
 - · data segment book, need book/Gh = its pages,

 so we need 2 third level page table for it, since

 [third level page table can refer to 2 = 128 pages.
 - . Stock segment 64k. need off/4k = 16 payes. So we need I thrid level page table for it.
- to turn we need | trt = 9 third-level penge table,

 3 Lecond tevel page lable, I for each segment.

 and I first well penge table.

So the site is (1+3+ 4) × 4 KB = 32 KB

Problem 4 (20 points)

A processor has 16-bit addresses, 256 byte pages, and an 8-entry fully associative TLB with LRU replacement (the LRU field is 3 bits and encodes the order in which pages were accessed, 0 being the most recent). At some time instant, the TLB for the current process is the initial state given in the table below. Assume that all current page table entries are in the initial TLB. Assume also that all pages can be read from and written to. Fill in the final state of the TLB according to the access pattern below. Free physical pages: 0x17, 0x18, 0x19.

1	w <u>rite</u> .0x <u>77</u> 6e
2	read 0x9796
3	write 0x9a0f
4	read 0x <u>5</u> a82
5	write 0x035b
6	read $0x0365$

41+1	14/7/H	VPN	PPN	Valid	Dirty	LRU
		0x6f	0x48	1	0	0
	θ .	0x (53) \	0x97	1	1	5
0		0x77	0x56	1	0	6
		0x1f	0x2d	1	1	1
_	10	0x9a	0x9a	1	0	3
Ū		0x90	0x00	Ø	Ø	7
		0xea	0x6d	1	1	2
	0	0x 68	0x21	1	0	4
	U	OVAA	0.7.2.1	1		1

VPN	PPN	Valid	Dirty	LRU
0×6+	ex (V)	ſ	0	Ç
oxta	6×18	1	O	1
רדאמ	ax 5b	1	1	4
axif	Ard	- 1	1	6
OX9A	oxga	ı	1	フ
9×97	exi7	1	0	3
oxea	$\theta \times bd$	t	ſ	フ
وχ ٥٢	Ox19	1		ีย

Problem 5 (30 points)

Assume a computer has 32-bit addresses, 4KB pages, and the physical memory space is 4GB. The computer uses two-level paging, each page table entry consists of a next-level address index and seven additional control bits.

Question 1. What is the minimum number of bits per secondary page table entry? And justify your ans...

Question 2. What is the minimum number of bits per level 1 page table entry? And justify your ans...

Question 3. Assuming that each page table entry is 8 bytes in size (In addition to the next level address) index and seven additional control bits, we have added some new things to expand its size to 8 bytes) and each page table is exactly 1 page in size, how many bits of virtual address does the program actually use? (Hint: It means that not all 32 bits are valid virtual addresses, and some bits may be useless.)

Question 4. According to question 3, how many bytes is the virtual address space of an application?

- Q. Akh papels. So offset is 12 bits.

 and the address is 32 bits.

 4 it needs 32-12: 20 bits index volumby-to pages

 by addry united bits, we got the minimum PIE of 12:3

 20 +7 = 27 bits
- D. One PTE of 11 contains address referring to a la page table.

 Which is 32 bits, by addry control bits, we got the

 Whom PTE of 11 is 32+7 = 39 bits

 Solution, 5 27 bits.
- DL1:418/86=512 entrys. needs My_512=9 bits. Lz: also 418/86=512 entrys. needs My_512=9 bits. 40. virtual address size is 9+9+12=30 bits.
- 0 29 x 29 x 9 KB = 218 KB = 19B